diff options
| author | Heiko Stuebner <heiko.stuebner@theobroma-systems.com> | 2019-11-19 12:04:02 +0100 |
|---|---|---|
| committer | Kever Yang <kever.yang@rock-chips.com> | 2019-11-23 23:41:44 +0800 |
| commit | 8019d32c4701b95410113541deb7f28d5c2b02a5 (patch) | |
| tree | c2110ae5869ee47a86d19f73bade247db5d94b13 | |
| parent | c8dd0e42d709c9734f313c547d0707e27ca0de51 (diff) | |
| download | u-boot-8019d32c4701b95410113541deb7f28d5c2b02a5.tar.gz | |
rockchip: px30: enable spl-fifo-mode for both emmc and sdmmc on evb
As part of loading trustedfirmware, the SPL is required to place portions
of code into the socs sram but the mmc controllers can only do dma
transfers into the regular memory, not sram.
The results of this are not directly visible in u-boot itself, but
manifest as security-relate cpu aborts during boot of for example Linux.
There were a number of attempts to solve this elegantly but so far
discussion is still ongoing, so to make the board at least boot correctly
put both mmc controllers into fifo-mode, which also circumvents the
issue for now.
Signed-off-by: Heiko Stuebner <heiko.stuebner@theobroma-systems.com>
Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
Reviewed-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
| -rw-r--r-- | arch/arm/dts/px30-evb-u-boot.dtsi | 7 |
1 files changed, 5 insertions, 2 deletions
diff --git a/arch/arm/dts/px30-evb-u-boot.dtsi b/arch/arm/dts/px30-evb-u-boot.dtsi index 3de9c7068e..a2a2c07dcc 100644 --- a/arch/arm/dts/px30-evb-u-boot.dtsi +++ b/arch/arm/dts/px30-evb-u-boot.dtsi @@ -31,12 +31,15 @@ &sdmmc { u-boot,dm-pre-reloc; - /* temporary till I find out why dma mode doesn't work */ - fifo-mode; + /* mmc to sram can't do dma, prevent aborts transfering TF-A parts */ + u-boot,spl-fifo-mode; }; &emmc { u-boot,dm-pre-reloc; + + /* mmc to sram can't do dma, prevent aborts transfering TF-A parts */ + u-boot,spl-fifo-mode; }; &grf { |