summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorRoman Yurchak <rth.yurchak@gmail.com>2020-06-28 16:57:54 +0200
committerRoman Yurchak <rth.yurchak@gmail.com>2020-06-28 17:46:17 +0200
commit8d079bdea4e164141d424d85c944cb5c97daeecc (patch)
tree489d374a1216a8e8b1fa28b8e2fc6a3c1b0c29bc
parent7af10245239f7b928eafef02264e7c3b48b470bd (diff)
downloadnumpy-8d079bdea4e164141d424d85c944cb5c97daeecc.tar.gz
BLD Add CPU entry for Emscripten / WebAssembly
Co-authored-by: Michael Droettboom <mdboom@gmail.com>
-rw-r--r--numpy/core/include/numpy/npy_cpu.h4
-rw-r--r--numpy/core/include/numpy/npy_endian.h3
2 files changed, 6 insertions, 1 deletions
diff --git a/numpy/core/include/numpy/npy_cpu.h b/numpy/core/include/numpy/npy_cpu.h
index 5edd8f42e..509e23a51 100644
--- a/numpy/core/include/numpy/npy_cpu.h
+++ b/numpy/core/include/numpy/npy_cpu.h
@@ -18,6 +18,7 @@
* NPY_CPU_ARCEL
* NPY_CPU_ARCEB
* NPY_CPU_RISCV64
+ * NPY_CPU_WASM
*/
#ifndef _NPY_CPUARCH_H_
#define _NPY_CPUARCH_H_
@@ -102,6 +103,9 @@
#define NPY_CPU_ARCEB
#elif defined(__riscv) && defined(__riscv_xlen) && __riscv_xlen == 64
#define NPY_CPU_RISCV64
+#elif defined(__EMSCRIPTEN__)
+ /* __EMSCRIPTEN__ is defined by emscripten: an LLVM-to-Web compiler */
+ #define NPY_CPU_WASM
#else
#error Unknown CPU, please report this to numpy maintainers with \
information about your platform (OS, CPU and compiler)
diff --git a/numpy/core/include/numpy/npy_endian.h b/numpy/core/include/numpy/npy_endian.h
index 44cdffd14..aa367a002 100644
--- a/numpy/core/include/numpy/npy_endian.h
+++ b/numpy/core/include/numpy/npy_endian.h
@@ -48,7 +48,8 @@
|| defined(NPY_CPU_MIPSEL) \
|| defined(NPY_CPU_PPC64LE) \
|| defined(NPY_CPU_ARCEL) \
- || defined(NPY_CPU_RISCV64)
+ || defined(NPY_CPU_RISCV64) \
+ || defined(NPY_CPU_WASM)
#define NPY_BYTE_ORDER NPY_LITTLE_ENDIAN
#elif defined(NPY_CPU_PPC) \
|| defined(NPY_CPU_SPARC) \