| Commit message (Collapse) | Author | Age | Files | Lines |
... | |
| | |
|
| |
| |
| |
| |
| |
| |
| | |
Parse the control registers to display all the L1 PM
substate configuration information.
Signed-off-by: Rajat Jain <rajatja@google.com>
|
|/
|
|
|
|
|
| |
SUBSYSTEM_VENDOR_ID should be 2 bytes, not 4.
Thanks to Christopher Arzola for catching this.
Signed-off-by: Charles Rose <charles_rose@dell.com>
|
| |
|
|
|
|
| |
Thanks to Ian Stakenvicius <axs@gentoo.org> for reporting the bug.
|
| |
|
| |
|
|
|
|
|
|
|
| |
These are the software dummy PTM master and endpoints, but should
be enough to test register decoding.
Signed-off-by: Yong, Jonathan <jonathan.yong@intel.com>
|
|\
| |
| |
| |
| | |
Conflicts:
lib/header.h
|
| |
| |
| |
| |
| |
| |
| | |
The PCI SIG added the Downstream Port Containment capability. This patch
decodes this for lspci, and defines the extended capability for setpci.
Signed-off-by: Keith Busch <keith.busch@intel.com>
|
| |
| |
| |
| |
| |
| |
| | |
Previously, backward compatibility was kept only with the sysfs
back-end.
Also, domains which do not fit in 16 bits are replaced by 0xffff.
|
| | |
|
|\ \
| | |
| | |
| | |
| | | |
Conflicts:
lib/pci.h
|
| |/
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
This adds support for new host bridges that may create PCI domain number
values requiring more than 16 bits. The new domain 32-bit integer is
signed to allow -1 for "any", and is sufficient as the domain number
will never require the full 32-bits.
The domain field is appended at the end of struct pci_dev, and the
current location of the 16-bit domain remains for compatibility. The
domain number is truncated and copied into the legacy domain location
so existing applications linking to the library will continue to work
without modification. We accept that these applications may not work
correctly on machines with host bridges exporting 32-bit domains.
In order to force new programs to link to the new ABI, the pci_init
function call is versioned in this commit.
Signed-off-by: Keith Busch <keith.busch@intel.com>
|
| |
| |
| |
| | |
Patch by Masanobu SAITOH <msaitoh@execsw.org>.
|
| | |
|
| |
| |
| |
| |
| |
| |
| |
| |
| |
| |
| | |
Append [enhanced] to Regions that contain the BEI flag in sysfs.
To do this, we need to add the resource flags to the pci_dev struct.
This struct is passed through the libpci API, so we increment the API version number.
Don't truncate least significant bits of the region size.
ex: a 2000 byte region should display [size=2000] instead of [size=1K]
Signed-off-by: Sean O. Stalley <sean.stalley@intel.com>
|
|/
|
|
|
|
|
|
| |
Section 7.32 Precision Time Management (or Measurement) from the
PCI Express Base 3.1 specification is an optional Extended Capability
for discovering and controlling the distribution of a PTM Hierarchy.
Signed-off-by: Yong, Jonathan <jonathan.yong@intel.com>
|
| |
|
| |
|
|
|
|
|
| |
The PCISIG recently added the Enhanced Allocation Capability. Decode
it in lspci.
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
The SlotPowerLimit in the Slot Capability indicates how much power the slot
can supply to a downstream device. A Root Port or Switch Downstream Port
communicates the limit via a Set_Slot_Power_Limit Message on the link. The
component on the other end of the link copies the limit from the message to
the Captured Slot Power Limit in its Device Capability [see PCIe r3.0, sec
2.2.8.5].
The Captured SlotPowerLimit is relevant for all devices on the downstream
end of a Link. This includes Endpoints and Bridges as well as
Switch Upstream Ports.
Decode the DevCap Captured SlotPowerLimit for Endpoints and Bridges as well
as Switch Upstream Ports.
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
|
| |
|
| |
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
| |
Based on patch from
https://bugs.gentoo.org/show_bug.cgi?id=425022
|
|
|
|
|
| |
Previously, lspci always asked for all attributes, even in terse
mode where most of them are not shown.
|
|
|
|
|
|
|
|
| |
Ameya Palande reported that with some kernels, reads of such
attributes fail on some hardware. He suggested to ignore read
failures completely, but I decided to turn the errors into
warnings in such cases. At least, the user will know that something
fishy is going on.
|
| |
|
| |
|
|
|
|
|
|
| |
The numa_node field was moved to the end of the public part of
struct pci_dev. As usually, it has to be requested using the
PCI_FILL_NUMA_NODE and pci_fill_info() is versioned.
|
| |
|
|
|
|
| |
They are also printed in "-vv" and "-nv" modes now.
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
In multi-socket systems, it's useful to see which node a particular
PCI device belongs to. Linux provides this information through sysfs,
but some users don't like poking through sysfs themselves to find it,
and it's pretty straightforward to report it in lspci.
I should note that when there is no NUMA node for a particular device,
Linux reports -1. I've chosen to continue that convention in pciutils,
and simply omit the information if the device does not belong to a NUMA
node (eg on single-socket systems, or devices which are not preferentially
attached to a particular node, like Nehalem-based systems).
|
|
|
|
| |
Thanks to Robert Urban for pointing it out.
|
|
|
|
|
|
|
| |
This seems to be a copy&paste error in both directions of the
compat translation.
Signed-off-by: Lucas Stach <dev@lynxeye.de>
|
| |
|
| |
|
| |
|
|
|
|
|
| |
The support code for libc5 breaks building on linux i386 with
other libcs that don't define __GLIBC__.
|
| |
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
| |
virtio uses vendor-specific capabilities to specify the location of
the virtio register ranges. The specification can be found here:
http://docs.oasis-open.org/virtio/virtio/v1.0/cs01/virtio-v1.0-cs01.html#x1-690004
This patch adds support for decoding these capabilities to lspci.
Signed-off-by: Gerd Hoffmann <kraxel@redhat.com>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
Signed-off-by: Tomáš Chvátal <tchvatal@suse.cz>
---
lib/names-cache.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/lib/names-cache.c b/lib/names-cache.c
index 90a6454..c97ea30 100644
--- a/lib/names-cache.c
+++ b/lib/names-cache.c
@@ -39,7 +39,8 @@ static char *get_cache_name(struct pci_access *a)
buf = pci_malloc(a, strlen(pw->pw_dir) + strlen(name+1) + 1);
sprintf(buf, "%s%s", pw->pw_dir, name+1);
pci_set_param_internal(a, "net.cache_name", buf, 0);
- return buf;
+ pci_mfree(buf);
+ return pci_get_param(a, "net.cache_name");
}
int
--
2.1.3
|
| |
|