summaryrefslogtreecommitdiff
path: root/celt/cwrs.c
Commit message (Expand)AuthorAgeFilesLines
* Adding ENABLE_HARDENINGJean-Marc Valin2018-03-271-1/+1
* Update URLsMark Harris2016-07-061-1/+1
* Making decode_pulses() compute the L2-norm on the flyJean-Marc Valin2014-01-211-11/+29
* oops, fix previous commitJean-Marc Valin2013-11-161-2/+2
* Make CELT_PVQ_U_ROW staticJean-Marc Valin2013-11-161-2/+2
* Replace "inline" with OPUS_INLINE.Gregory Maxwell2013-10-281-4/+4
* Fixes MSVC warningJean-Marc Valin2013-06-271-1/+1
* Split cwrsi() by pulses vs. dimensions.Timothy B. Terriberry2013-06-151-20/+35
* Further speedup in cwrsi() by using the special case for n=2Timothy B. Terriberry2013-06-151-6/+15
* Further optimization to cwrsi()Timothy B. Terriberry2013-06-151-4/+19
* Splits cwrsi() inner loop in two to avoid the min/max and some load chainsJean-Marc Valin2013-06-151-1/+7
* Use a table for PVQ encoding/decoding.Timothy B. Terriberry2013-05-211-301/+308
* Fix an indentation issue.Ralph Giles2012-10-171-1/+1
* log2_frac optimization from Simon Hosie back in Aug 2011.Gregory Maxwell2012-07-241-2/+3
* s/FOUNDATION/COPYRIGHT OWNER/ in CELT code and "glue code"Jean-Marc Valin2012-04-201-2/+2
* renames the libcelt/ directory to celt/Jean-Marc Valin2011-09-131-0/+644
* Moved all SILK source code to the silk/ directoryJean-Marc Valin2011-04-281-6/+0
* Loss rate adaptation for the CELT layerJean-Marc Valin2011-04-251-5/+5
* draft updateJean-Marc Valin2011-03-311-5/+5
* Build fixesJean-Marc Valin2011-03-231-5/+5
* Making mode switching use the same window as CELT (squared)Jean-Marc Valin2011-03-211-5/+5
* CELT updateJean-Marc Valin2011-03-181-5/+5
* More project files updateJean-Marc Valin2011-03-181-5/+5
* Fixes a few PLC/DTX bugs due to the recent decode API changeJean-Marc Valin2011-03-161-5/+5
* Adding constrained VBR modeJean-Marc Valin2011-03-141-5/+5
* Draft update (allocationGregory Maxwell2011-03-141-5/+5
* Disable newly introduced CELT signallingJean-Marc Valin2011-03-111-5/+5
* Nothing to see hereJean-Marc Valin2011-03-101-5/+5
* CELT updateJean-Marc Valin2011-03-091-18/+5
* Support for glitchles mode switchingJean-Marc Valin2011-03-071-5/+18
* SILK/CELT updateJean-Marc Valin2011-02-281-5/+5
* preparing the next versionJean-Marc Valin2011-02-141-5/+5
* missing filesJean-Marc Valin2011-02-141-10/+5
* SILK and CELT updatesJean-Marc Valin2011-02-141-5/+10
* Update for in-band FECKoen Vos2011-02-141-5/+5
* draft dateJean-Marc Valin2011-02-041-0/+6
* CELT updateJean-Marc Valin2011-02-041-6/+0
* Tuning the hybrid bit-rate splitKoen Vos2011-02-041-24/+5
* Oops, fixed the CELT versionJean-Marc Valin2011-02-031-0/+25
* Update Opus range coder due to CELT refactoring.Timothy B. Terriberry2011-02-031-6/+0
* CELT update, version numbersJean-Marc Valin2011-02-031-5/+5
* Build fixesJean-Marc Valin2011-02-031-5/+5
* Oops, had inverted some tuning linesJean-Marc Valin2011-02-031-5/+5
* Hybrid mode tuningKarsten Vandborg Sorensen2011-02-031-7/+5
* CELT updateJean-Marc Valin2011-02-031-5/+7
* Some work on the buildJean-Marc Valin2011-02-031-5/+5
* Enabling the CELT post-filter in OpusJean-Marc Valin2011-02-021-5/+5
* CELT updateJean-Marc Valin2011-02-021-5/+5
* Enabling real CELT VBRJean-Marc Valin2011-02-011-5/+5
* CELT updateJean-Marc Valin2011-02-011-5/+5
View Lorry Controller Status