diff options
| author | Paul Walmsley <pwalmsley@nvidia.com> | 2014-08-21 00:04:33 +0300 |
|---|---|---|
| committer | Paul Sherwood <paul.sherwood@codethink.co.uk> | 2014-12-06 22:44:49 +0000 |
| commit | 85b02ca07645a12a50401a3007a2f540869399c2 (patch) | |
| tree | fa8ad73f31b61c7e2e73463f9661e038a2edadff /security | |
| parent | ac2851701ae94ebea50a3e601173c2ad61b78446 (diff) | |
| download | linux-85b02ca07645a12a50401a3007a2f540869399c2.tar.gz | |
clk: tegra: Add DFLL DVCO reset control for Tegra124
The DVCO present in the DFLL IP block has a separate reset line,
exposed via the CAR IP block. This reset line is asserted upon SoC
reset. Unless something (such as the DFLL driver) deasserts this
line, the DVCO will not oscillate, although reads and writes to the
DFLL IP block will complete.
Thanks to Aleksandr Frid <afrid@nvidia.com> for identifying this and
saving hours of debugging time.
Signed-off-by: Paul Walmsley <pwalmsley@nvidia.com>
[ttynkkynen: ported to tegra124 from tegra114]
Signed-off-by: Tuomas Tynkkynen <ttynkkynen@nvidia.com>
Signed-off-by: Mikko Perttunen <mikko.perttunen@kapsi.fi>
Diffstat (limited to 'security')
0 files changed, 0 insertions, 0 deletions