summaryrefslogtreecommitdiff
path: root/arch/mips/mm/c-r4k.c
Commit message (Expand)AuthorAgeFilesLines
* [MIPS] Avoid dupliate D-cache flush on R400C / R4400 SC and MC variants.Ralf Baechle2006-11-301-3/+7
* [MIPS] Remove redundant r4k_blast_icache() callsAtsushi Nemoto2006-11-301-8/+4
* [MIPS] Remove __flush_icache_pageAtsushi Nemoto2006-10-011-77/+0
* [MIPS] c-r4k: Convert init functions from inline to __init.Ralf Baechle2006-09-271-10/+10
* [MIPS] Do not use drop_mmu_context to flusing other task's VIPT I-cache.Atsushi Nemoto2006-09-271-2/+2
* [MIPS] Retire flush_icache_page from mm use.Ralf Baechle2006-09-271-1/+1
* [MIPS] c-r4k: Typo fix.Ralf Baechle2006-09-271-1/+1
* [MIPS] vr41xx: Replace magic number for P4K bit with symbol.Yoichi Yuasa2006-07-131-1/+1
* [MIPS] vr41xx: Changed workaround to recommended methodYoichi Yuasa2006-07-131-4/+3
* [MIPS] VR41xx: Set VR41_CONF_BP only for PrId 0x0c80.Yoichi Yuasa2006-07-131-1/+3
* [MIPS] Use the proper technical term for naming some of the cache macros.Ralf Baechle2006-07-131-4/+4
* Remove obsolete #include <linux/config.h>Jörn Engel2006-06-301-1/+0
* [MIPS] 74K: Assume it will also have an AR bit in config7Ralf Baechle2006-06-291-0/+1
* [MIPS] Treat CPUs with AR bit as physically indexed.Ralf Baechle2006-06-291-3/+8
* [MIPS] Fix handling of 0 length I & D caches.Chris Dearman2006-06-291-23/+41
* [MIPS] MIPS32/MIPS64 secondary cache managementChris Dearman2006-06-291-5/+18
* [MIPS] Save write-only Config.OD from being clobberedSergei Shtylyov2006-06-061-0/+34
* [MIPS] Treat R14000 like R10000.Kumba2006-06-011-0/+4
* [MIPS] Fix deadlock on MP with cache aliases.Ralf Baechle2006-06-011-9/+30
* [MIPS] Add missing 34K processor IDsNigel Stephens2006-06-011-0/+1
* [MIPS] Use __ffs() instead of ffs() for waybit calculation.Atsushi Nemoto2006-04-191-8/+8
* [MIPS] Handle IDE PIO cache aliases on SMP.Ralf Baechle2006-04-191-0/+1
* [MIPS] Fix tx49_blast_icache32_page_indexed.Atsushi Nemoto2006-04-191-1/+2
* [MIPS] TX49XX has prefetch.Atsushi Nemoto2006-03-211-0/+1
* [MIPS] local_r4k_flush_cache_page fixAtsushi Nemoto2006-03-181-4/+9
* [MIPS] Initialize S-cache function pointers even on S-cache-less CPUs.Ralf Baechle2006-02-281-5/+11
* [MIPS] Add protected_blast_icache_range, blast_icache_range, etc.Atsushi Nemoto2006-02-141-90/+14
* [MIPS] Remove wrong __user tags.Atsushi Nemoto2006-02-071-4/+3
* MIPS: Rename MIPS_CPU_ISA_M{32,64} -> MIPS_CPU_ISA_M{32,64}R1.Ralf Baechle2006-01-101-2/+2
* Rename page argument of flush_cache_page to something more descriptive.Ralf Baechle2005-10-291-16/+17
* Cleanup the mess in cpu_cache_init.Ralf Baechle2005-10-291-1/+1
* Add/Fix missing bit of R4600 hit cacheop workaround.Thiemo Seufer2005-10-291-0/+1
* Minor code cleanup.Thiemo Seufer2005-10-291-15/+15
* More .set push/pop.Thiemo Seufer2005-10-291-2/+2
* Let r4600 PRID detection match only legacy CPUs, cleanups.Thiemo Seufer2005-10-291-2/+2
* Avoid SMP cacheflushes. This is a minor optimization of startup butRalf Baechle2005-10-291-3/+2
* More AP / SP bits for the 34K, the Malta bits and things. Still wantsRalf Baechle2005-10-291-2/+1
* Mark a few variables __read_mostly.Ralf Baechle2005-10-291-1/+7
* MIPS R2 instruction hazard handling.Ralf Baechle2005-10-291-0/+1
* Better interface to run uncached cache setup code.Thiemo Seufer2005-10-291-4/+2
* Sparseify MIPS.Ralf Baechle2005-10-291-3/+4
* Base Au1200 2.6 support.Pete Popov2005-10-291-0/+4
* Use intermediate variable.Thiemo Seufer2005-10-291-3/+3
* Moves a test which determines if we actually need to perform aRalf Baechle2005-10-291-7/+7
* Update MIPS to use the 4-level pagetable code thereby getting rid ofRalf Baechle2005-10-291-1/+3
* 25Kf is also physically indexed.Ralf Baechle2005-10-291-0/+1
* 20Kc and SB1 don't suffer from aliases.Ralf Baechle2005-10-291-0/+2
* Move missplaced code line to the right place.Ralf Baechle2005-10-291-3/+2
* Use hardware mechanism to deal with cache aliases in the 24K.Ralf Baechle2005-10-291-2/+10
* Remove old wrong bits of cache code.Ralf Baechle2005-10-291-3/+0
View Lorry Controller Status