summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* Convert struct hw_interrupt_type initializations to ISO C99 namedRalf Baechle2005-10-2920-237/+211
* No barrier needed on au1x.Pete Popov2005-10-291-9/+0
* Comment correction after further investigation of issue.Pete Popov2005-10-291-3/+2
* Fix initialization. Unbreak the wait-for-completion loops. Code cleanup.Thiemo Seufer2005-10-291-22/+24
* Switch SiByte drivers back to __raw_*() functions.Maciej W. Rozycki2005-10-2911-210/+221
* Define mem_*() I/O accessory functions that preserve byte addresses.Maciej W. Rozycki2005-10-291-19/+27
* Merge do_boot_cpu() into the new style __cpu_up().Ralf Baechle2005-10-291-21/+9
* On multiprocessor systems the BogoMIPS for each CPU was reported wasRalf Baechle2005-10-291-2/+2
* Define MAP_BASE for IP27Ralf Baechle2005-10-291-0/+1
* Resurrect Cobalt support for 2.6.Ralf Baechle2005-10-2914-223/+276
* Enable/disable irq's only if needed.Thiemo Seufer2005-10-291-2/+4
* -nostdlib boilerplate.Thiemo Seufer2005-10-291-1/+1
* Fix compilation, and bring 32/64 bit variants more in line.Thiemo Seufer2005-10-292-10/+8
* Fix wchan implementation, based on earlier by from Atsushi Nemoto.Thiemo Seufer2005-10-291-58/+77
* Improved modules loader, more robust and works on 64bit kernels.Thiemo Seufer2005-10-295-538/+368
* Until I figure out why NFS filesystems are having problems withSteven J. Hill2005-10-292-106/+123
* Initialize iomem_resource.Thiemo Seufer2005-10-291-1/+3
* Handle addresses beyond VMALLOC_END correctly.Thiemo Seufer2005-10-291-1/+2
* Use intermediate variable.Thiemo Seufer2005-10-291-3/+3
* O2 doesn't have _that_ much RAM.Thiemo Seufer2005-10-291-2/+2
* Changed all Au1x boards to noncoherent again.Pete Popov2005-10-291-3/+3
* 32-bit compatibility for various timer-related system calls.Ralf Baechle2005-10-293-10/+60
* Update to match the native siginfo structure and code.Ralf Baechle2005-10-291-2/+9
* 32-bit compatibility for ptrace GETEVENTMSG operation.Ralf Baechle2005-10-291-1/+5
* Implement 32-bit compatibility for waitid(2).Ralf Baechle2005-10-294-2/+51
* Waitid(2) now has 5 arguments.Ralf Baechle2005-10-291-1/+1
* Use generic compat_sys_wait4 to implement 32-bit wait4(2).Ralf Baechle2005-10-293-74/+3
* Allocate break code 513 to KDB.Ralf Baechle2005-10-291-0/+1
* Replace the complicated and broken attempt to clean interrupt byRalf Baechle2005-10-291-16/+4
* If you want RM7000 better fix it to build first ...Ralf Baechle2005-10-291-1/+0
* It's unwise to disable all interrupts of the boot node ;-)Ralf Baechle2005-10-291-1/+4
* Rewrite to avoid the use of $at. Unfortunately binutils 2.15 and CVSRalf Baechle2005-10-291-1/+6
* Enable RM7000 secondary cache for Atlas and Malta boards.Maciej W. Rozycki2005-10-291-0/+2
* Moves a test which determines if we actually need to perform aRalf Baechle2005-10-291-7/+7
* Update MIPS to use the 4-level pagetable code thereby getting rid ofRalf Baechle2005-10-2917-99/+177
* Document why calling smp_call_function will deadlock when called withRalf Baechle2005-10-291-1/+13
* Fix ptrace aliasing issue in copy_from_user_page / copy_to_user_page.Ralf Baechle2005-10-291-1/+7
* 25Kf is also physically indexed.Ralf Baechle2005-10-291-0/+1
* Add a few more PrId vendor IDs.Ralf Baechle2005-10-291-6/+11
* 20Kc and SB1 don't suffer from aliases.Ralf Baechle2005-10-291-0/+2
* Delete duplicate copy of fixrange_init.Ralf Baechle2005-10-293-33/+10
* rm9000_init() really is __init code.Ralf Baechle2005-10-291-1/+2
* Use preempt_schedule_irq.Ralf Baechle2005-10-291-5/+2
* More oprofile bits for MIPS32-style performance counters. The code toRalf Baechle2005-10-294-12/+238
* It works better when including arch/mips/sgi-ip27/Kconfig ...Ralf Baechle2005-10-291-0/+1
* Move missplaced code line to the right place.Ralf Baechle2005-10-292-3/+56
* Provide functions to access cop0 config4-7 registersRalf Baechle2005-10-291-0/+8
* Use hardware mechanism to deal with cache aliases in the 24K.Ralf Baechle2005-10-291-2/+10
* Remove old wrong bits of cache code.Ralf Baechle2005-10-291-3/+0
* Clean up SEAD interrupt initialization.Maciej W. Rozycki2005-10-291-7/+5
View Lorry Controller Status