summaryrefslogtreecommitdiff
path: root/src/shaders/post_processing/gen8/PL2_AVS_Buf_0.g8a
diff options
context:
space:
mode:
authorLionel Landwerlin <lionel.g.landwerlin@intel.com>2015-11-03 15:10:08 +0000
committerSean V Kelley <seanvk@posteo.de>2015-11-09 14:20:58 -0800
commitac409c85430d7eb569bf3d4719402d4d7edad1c4 (patch)
treeaa1b92e63e7c3776865bf61226429f078c064533 /src/shaders/post_processing/gen8/PL2_AVS_Buf_0.g8a
parent318908e6c6f8e12d71096e7d5ab6e03ed4ca67bb (diff)
downloadlibva-intel-driver-ac409c85430d7eb569bf3d4719402d4d7edad1c4.tar.gz
vpp: gen7/8/9: add yuv to rgb conversion matrix to registers send to EUs
Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin@intel.com> Reviewed-by: Zhao Yakui <yakui.zhao@intel.com> Reviewed-by: Sean V Kelley <seanvk@posteo.de>
Diffstat (limited to 'src/shaders/post_processing/gen8/PL2_AVS_Buf_0.g8a')
-rw-r--r--src/shaders/post_processing/gen8/PL2_AVS_Buf_0.g8a22
1 files changed, 11 insertions, 11 deletions
diff --git a/src/shaders/post_processing/gen8/PL2_AVS_Buf_0.g8a b/src/shaders/post_processing/gen8/PL2_AVS_Buf_0.g8a
index bbff22c5..7463b3ba 100644
--- a/src/shaders/post_processing/gen8/PL2_AVS_Buf_0.g8a
+++ b/src/shaders/post_processing/gen8/PL2_AVS_Buf_0.g8a
@@ -137,7 +137,7 @@
//=======================================================================
-//r9-r17
+//r11-r17
// Define temp space for any usages
@@ -146,15 +146,15 @@
// temp space for rotation
-.declare fROBUF Base=r9.0 ElementSize=4 SrcRegion=<8;8,1> DstRegion=<1> Type=f
+.declare fROBUF Base=r11.0 ElementSize=4 SrcRegion=<8;8,1> DstRegion=<1> Type=f
-.declare udROBUF Base=r9.0 ElementSize=4 SrcRegion=<8;8,1> DstRegion=<1> Type=ud
+.declare udROBUF Base=r11.0 ElementSize=4 SrcRegion=<8;8,1> DstRegion=<1> Type=ud
-.declare uwROBUF Base=r9.0 ElementSize=2 SrcRegion=<16;16,1> DstRegion=<1> Type=uw
+.declare uwROBUF Base=r11.0 ElementSize=2 SrcRegion=<16;16,1> DstRegion=<1> Type=uw
-.declare ubROBUF Base=r9.0 ElementSize=1 SrcRegion=<16;16,1> DstRegion=<1> Type=ub
+.declare ubROBUF Base=r11.0 ElementSize=1 SrcRegion=<16;16,1> DstRegion=<1> Type=ub
-.declare ub4ROBUF Base=r9.0 ElementSize=1 SrcRegion=<32;8,4> DstRegion=<4> Type=ub
+.declare ub4ROBUF Base=r11.0 ElementSize=1 SrcRegion=<32;8,4> DstRegion=<4> Type=ub
// End of common.inc
@@ -412,13 +412,13 @@
.declare mubCALING_0X_34X_PAYLOAD Base=r14.0 ElementSize=1 SrcRegion=<32;32,1> DstRegion=<1> Type=ub
- .declare fSCALING_0X_34X_TEMP Base=r9.0 ElementSize=4 SrcRegion=<8;8,1> DstRegion=<1> Type=f
- .declare udSCALING_0X_34X_TEMP Base=r9.0 ElementSize=4 SrcRegion=<8;8,1> DstRegion=<1> Type=ud
- .declare ub4SCALING_0X_34X_TEMP Base=r9.0 ElementSize=1 SrcRegion=<32;8,4> DstRegion=<1> Type=ub
- .declare uwSCALING_0X_34X_TEMP Base=r9.0 ElementSize=2 SrcRegion=<16;16,1> DstRegion=<1> Type=uw
+ .declare fSCALING_0X_34X_TEMP Base=r11.0 ElementSize=4 SrcRegion=<8;8,1> DstRegion=<1> Type=f
+ .declare udSCALING_0X_34X_TEMP Base=r11.0 ElementSize=4 SrcRegion=<8;8,1> DstRegion=<1> Type=ud
+ .declare ub4SCALING_0X_34X_TEMP Base=r11.0 ElementSize=1 SrcRegion=<32;8,4> DstRegion=<1> Type=ub
+ .declare uwSCALING_0X_34X_TEMP Base=r11.0 ElementSize=2 SrcRegion=<16;16,1> DstRegion=<1> Type=uw
// Sampler ramp is used for Scaling 0X_0.34X
- .declare fSAMPLER_RAMP Base=r9.0 ElementSize=4 SrcRegion=<8;8,1> Type=f // 1 GRFs, 8 elements
+ .declare fSAMPLER_RAMP Base=r11.0 ElementSize=4 SrcRegion=<8;8,1> Type=f // 1 GRFs, 8 elements
//#define rMSGDSC_UV r23.0