1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
|
dnl PowerPC-64 mpn_rsh1add_n -- rp[] = (up[] + vp[]) >> 1
dnl Copyright 2003, 2005, 2010 Free Software Foundation, Inc.
dnl This file is part of the GNU MP Library.
dnl The GNU MP Library is free software; you can redistribute it and/or modify
dnl it under the terms of the GNU Lesser General Public License as published
dnl by the Free Software Foundation; either version 3 of the License, or (at
dnl your option) any later version.
dnl The GNU MP Library is distributed in the hope that it will be useful, but
dnl WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
dnl or FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
dnl License for more details.
dnl You should have received a copy of the GNU Lesser General Public License
dnl along with the GNU MP Library. If not, see http://www.gnu.org/licenses/.
include(`../config.m4')
C cycles/limb
C POWER3/PPC630 2 (1.5 c/l should be possible)
C POWER4/PPC970 4 (2.0 c/l should be possible)
C POWER5 3.5 (2.0 c/l should be possible)
C POWER6 4.5
C POWER7 3.5
define(`rp',`r3')
define(`up',`r4')
define(`vp',`r5')
define(`s0',`r6')
define(`s1',`r7')
define(`x',`r0')
define(`u0',`r8')
define(`u1',`r9')
define(`v0',`r10')
define(`v1',`r11')
ASM_START()
PROLOGUE(mpn_rsh1add_n)
mtctr r6 C copy size to count register
addi rp, rp, -8
ld u1, 0(up)
ld v1, 0(vp)
addc x, v1, u1
rldicl r12, x, 0, 63 C return value
srdi s1, x, 1
bdz L(1)
ld u0, 8(up)
ld v0, 8(vp)
bdz L(end)
ALIGN(32)
L(top): ldu u1, 16(up)
ldu v1, 16(vp)
adde x, v0, u0
srdi s0, x, 1
rldimi s1, x, 63, 0
std s1, 8(rp)
bdz L(exi)
ld u0, 8(up)
ld v0, 8(vp)
adde x, v1, u1
srdi s1, x, 1
rldimi s0, x, 63, 0
stdu s0, 16(rp)
bdnz L(top)
L(end): adde x, v0, u0
srdi s0, x, 1
rldimi s1, x, 63, 0
std s1, 8(rp)
li x, 0
addze x, x
rldimi s0, x, 63, 0
std s0, 16(rp)
mr r3, r12
blr
L(exi): adde x, v1, u1
srdi s1, x, 1
rldimi s0, x, 63, 0
stdu s0, 16(rp)
L(1): li x, 0
addze x, x
rldimi s1, x, 63, 0
std s1, 8(rp)
mr r3, r12
blr
EPILOGUE()
|
