diff options
| author | Paul A. Clarke <pc@us.ibm.com> | 2019-09-19 14:04:45 -0500 |
|---|---|---|
| committer | Paul A. Clarke <pc@us.ibm.com> | 2019-09-27 11:03:25 -0500 |
| commit | d7a568af5546e0313abbc04060c8e9b0d3f750b4 (patch) | |
| tree | 80878e5e076ca9ae78089ee80b321c1d057e3f80 /sysdeps/powerpc/fpu/feenablxcpt.c | |
| parent | 36c17c7079a5243a890ba43affff326a041775a9 (diff) | |
| download | glibc-d7a568af5546e0313abbc04060c8e9b0d3f750b4.tar.gz | |
[powerpc] Rename fesetenv_mode to fesetenv_control
fesetenv_mode is used variously to write the FPSCR exception enable
bits and rounding mode bits. These are referred to as the control
bits in the POWER ISA. Change the name to be reflective of its
current and expected use, and match up well with fegetenv_control.
Diffstat (limited to 'sysdeps/powerpc/fpu/feenablxcpt.c')
| -rw-r--r-- | sysdeps/powerpc/fpu/feenablxcpt.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/sysdeps/powerpc/fpu/feenablxcpt.c b/sysdeps/powerpc/fpu/feenablxcpt.c index 43f6482f43..141cfb4cd9 100644 --- a/sysdeps/powerpc/fpu/feenablxcpt.c +++ b/sysdeps/powerpc/fpu/feenablxcpt.c @@ -41,7 +41,7 @@ feenableexcept (int excepts) fe.l |= new; if (fe.l != curr.l) - fesetenv_mode (fe.fenv); + fesetenv_control (fe.fenv); __TEST_AND_EXIT_NON_STOP (0ULL, fe.l); |