1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
|
/* Verify that overloaded built-ins for vec_sl with int
inputs produce the right results. */
/* { dg-do compile } */
/* { dg-require-effective-target powerpc_altivec_ok } */
/* { dg-options "-maltivec -O2" } */
#include <altivec.h>
vector signed int
testsl_signed (vector signed int x, vector unsigned int y)
{
return vec_sl (x, y);
}
vector unsigned int
testsl_unsigned (vector unsigned int x, vector unsigned int y)
{
return vec_sl (x, y);
}
vector signed int
testsr_signed (vector signed int x, vector unsigned int y)
{
return vec_sr (x, y);
}
vector unsigned int
testsr_unsigned (vector unsigned int x, vector unsigned int y)
{
return vec_sr (x, y);
}
vector signed int
testsra_signed (vector signed int x, vector unsigned int y)
{
return vec_sra (x, y);
}
vector unsigned int
testsra_unsigned (vector unsigned int x, vector unsigned int y)
{
return vec_sra (x, y);
}
vector signed int
testrl_signed (vector signed int x, vector unsigned int y)
{
return vec_rl (x, y);
}
vector unsigned int
testrl_unsigned (vector unsigned int x, vector unsigned int y)
{
return vec_rl (x, y);
}
/* { dg-final { scan-assembler-times "vslw" 2 } } */
/* { dg-final { scan-assembler-times "vsrw" 2 } } */
/* { dg-final { scan-assembler-times "vsraw" 2 } } */
/* { dg-final { scan-assembler-times "vrlw" 2 } } */
|
