1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
|
;; Predicate definitions for OpenRISC
;; Copyright (C) 2018-2019 Free Software Foundation, Inc.
;; Contributed by Stafford Horne
;; This file is part of GCC.
;; GCC is free software; you can redistribute it and/or modify it
;; under the terms of the GNU General Public License as published
;; by the Free Software Foundation; either version 3, or (at your
;; option) any later version.
;; GCC is distributed in the hope that it will be useful, but WITHOUT
;; ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
;; or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public
;; License for more details.
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3. If not see
;; <http://www.gnu.org/licenses/>.
;; -------------------------------------------------------------------------
;; Predicates
;; -------------------------------------------------------------------------
(define_predicate "input_operand"
(ior (match_operand 0 "register_operand")
(match_operand 0 "memory_operand")
(and (match_code "const_int")
(match_test "satisfies_constraint_I (op)
|| satisfies_constraint_K (op)
|| satisfies_constraint_M (op)"))))
(define_predicate "const0_operand"
(and (match_code "const_int,const_wide_int,const_double,const_vector")
(match_test "op == CONST0_RTX (mode)")))
(define_predicate "reg_or_0_operand"
(ior (match_operand 0 "register_operand")
(match_operand 0 "const0_operand")))
(define_predicate "reg_or_u6_operand"
(if_then_else (match_code "const_int")
(match_test "INTVAL (op) >= 0 && INTVAL (op) <= 0x3f")
(match_operand 0 "register_operand")))
(define_predicate "reg_or_u16_operand"
(if_then_else (match_code "const_int")
(match_test "INTVAL (op) >= 0 && INTVAL (op) <= 0xffff")
(match_operand 0 "register_operand")))
(define_predicate "reg_or_s16_operand"
(if_then_else (match_code "const_int")
(match_test "INTVAL (op) >= -32768 && INTVAL (op) <= 32767")
(match_operand 0 "register_operand")))
(define_predicate "call_insn_operand"
(ior (match_code "symbol_ref")
(match_operand 0 "register_operand")))
(define_predicate "high_operand"
(match_code "symbol_ref,label_ref,const,unspec"))
;; Return true for relocations that must use MOVHI+ADDI
(define_predicate "losum_add_operand"
(match_code "symbol_ref,label_ref,const,unspec"))
;; Return true for relocations that must use MOVHI+ORI
(define_predicate "losum_ior_operand"
(and (match_code "unspec")
(match_test "XINT(op, 1) == UNSPEC_TLSGD")))
;; Return true for a "virtual" or "soft" register that will be
;; adjusted to a "soft" or "hard" register during elimination.
(define_predicate "virtual_frame_reg_operand"
(match_code "reg")
{
unsigned regno = REGNO (op);
return (regno != STACK_POINTER_REGNUM
&& regno != HARD_FRAME_POINTER_REGNUM
&& REGNO_PTR_FRAME_P (regno));
})
(define_predicate "equality_comparison_operator"
(match_code "ne,eq"))
|
