summaryrefslogtreecommitdiff
path: root/gcc/config/mips/mips-modes.def
blob: 780dece4a2cd1b680b3a35464a1b72c440c5cfe6 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
/* MIPS extra machine modes. 
   Copyright (C) 2003, 2004, 2007, 2008, 2011, 2012
   Free Software Foundation, Inc.

This file is part of GCC.

GCC is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3, or (at your option)
any later version.

GCC is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
GNU General Public License for more details.

You should have received a copy of the GNU General Public License
along with GCC; see the file COPYING3.  If not see
<http://www.gnu.org/licenses/>.  */

/* MIPS has a quirky almost-IEEE format for all its
   floating point.  */
RESET_FLOAT_FORMAT (SF, mips_single_format);
RESET_FLOAT_FORMAT (DF, mips_double_format);

FLOAT_MODE (TF, 16, mips_quad_format);

/* Vector modes.  */
VECTOR_MODES (INT, 4);        /* V4QI  V2HI      */
VECTOR_MODES (INT, 8);        /* V8QI  V4HI V2SI */
VECTOR_MODES (FLOAT, 8);      /*       V4HF V2SF */

/* Double-sized vector modes for vec_concat.  */
VECTOR_MODE (INT, QI, 16);    /* V16QI           */
VECTOR_MODE (INT, HI, 8);     /*       V8HI      */
VECTOR_MODE (INT, SI, 4);     /*            V4SI */
VECTOR_MODE (FLOAT, SF, 4);   /*            V4SF */

VECTOR_MODES (FRACT, 4);	/* V4QQ  V2HQ */
VECTOR_MODES (UFRACT, 4);	/* V4UQQ V2UHQ */
VECTOR_MODES (ACCUM, 4);	/*       V2HA */
VECTOR_MODES (UACCUM, 4);	/*       V2UHA */

/* Paired single comparison instructions use 2 or 4 CC.  */
CC_MODE (CCV2);
ADJUST_BYTESIZE (CCV2, 8);
ADJUST_ALIGNMENT (CCV2, 8);

CC_MODE (CCV4);
ADJUST_BYTESIZE (CCV4, 16);
ADJUST_ALIGNMENT (CCV4, 16);

/* For MIPS DSP control registers.  */
CC_MODE (CCDSP);