1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
|
;; Constraint definitions for MIPS.
;; Copyright (C) 2006, 2007, 2008, 2010, 2011, 2012
;; Free Software Foundation, Inc.
;;
;; This file is part of GCC.
;;
;; GCC is free software; you can redistribute it and/or modify
;; it under the terms of the GNU General Public License as published by
;; the Free Software Foundation; either version 3, or (at your option)
;; any later version.
;;
;; GCC is distributed in the hope that it will be useful,
;; but WITHOUT ANY WARRANTY; without even the implied warranty of
;; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
;; GNU General Public License for more details.
;;
;; You should have received a copy of the GNU General Public License
;; along with GCC; see the file COPYING3. If not see
;; <http://www.gnu.org/licenses/>.
;; Register constraints
(define_register_constraint "d" "BASE_REG_CLASS"
"An address register. This is equivalent to @code{r} unless
generating MIPS16 code.")
(define_register_constraint "t" "T_REG"
"@internal")
(define_register_constraint "f" "TARGET_HARD_FLOAT ? FP_REGS : NO_REGS"
"A floating-point register (if available).")
(define_register_constraint "h" "NO_REGS"
"Formerly the @code{hi} register. This constraint is no longer supported.")
(define_register_constraint "l" "TARGET_BIG_ENDIAN ? MD1_REG : MD0_REG"
"The @code{lo} register. Use this register to store values that are
no bigger than a word.")
(define_register_constraint "x" "MD_REGS"
"The concatenated @code{hi} and @code{lo} registers. Use this register
to store doubleword values.")
(define_register_constraint "b" "ALL_REGS"
"@internal")
;; MIPS16 code always calls through a MIPS16 register; see mips_emit_call_insn
;; for details.
(define_register_constraint "c" "TARGET_MIPS16 ? M16_REGS
: TARGET_USE_PIC_FN_ADDR_REG ? PIC_FN_ADDR_REG
: GR_REGS"
"A register suitable for use in an indirect jump. This will always be
@code{$25} for @option{-mabicalls}.")
(define_register_constraint "e" "LEA_REGS"
"@internal")
(define_register_constraint "j" "PIC_FN_ADDR_REG"
"@internal")
;; Don't use this constraint in gcc code! It runs the risk of
;; introducing a spill failure; see tls_get_tp_<mode>.
(define_register_constraint "v" "V1_REG"
"Register @code{$3}. Do not use this constraint in new code;
it is retained only for compatibility with glibc.")
(define_register_constraint "y" "GR_REGS"
"Equivalent to @code{r}; retained for backwards compatibility.")
(define_register_constraint "z" "ST_REGS"
"A floating-point condition code register.")
(define_register_constraint "A" "DSP_ACC_REGS"
"@internal")
(define_register_constraint "a" "ACC_REGS"
"@internal")
(define_register_constraint "B" "COP0_REGS"
"@internal")
(define_register_constraint "C" "COP2_REGS"
"@internal")
(define_register_constraint "D" "COP3_REGS"
"@internal")
;; Registers that can be used as the target of multiply-accumulate
;; instructions. The core MIPS32 ISA provides a hi/lo madd,
;; but the DSP version allows any accumulator target.
(define_register_constraint "ka" "ISA_HAS_DSP_MULT ? ACC_REGS : MD_REGS")
(define_constraint "kf"
"@internal"
(match_operand 0 "force_to_mem_operand"))
;; This is a normal rather than a register constraint because we can
;; never use the stack pointer as a reload register.
(define_constraint "ks"
"@internal"
(and (match_code "reg")
(match_test "REGNO (op) == STACK_POINTER_REGNUM")))
;; Integer constraints
(define_constraint "I"
"A signed 16-bit constant (for arithmetic instructions)."
(and (match_code "const_int")
(match_test "SMALL_OPERAND (ival)")))
(define_constraint "J"
"Integer zero."
(and (match_code "const_int")
(match_test "ival == 0")))
(define_constraint "K"
"An unsigned 16-bit constant (for logic instructions)."
(and (match_code "const_int")
(match_test "SMALL_OPERAND_UNSIGNED (ival)")))
(define_constraint "L"
"A signed 32-bit constant in which the lower 16 bits are zero.
Such constants can be loaded using @code{lui}."
(and (match_code "const_int")
(match_test "LUI_OPERAND (ival)")))
(define_constraint "M"
"A constant that cannot be loaded using @code{lui}, @code{addiu}
or @code{ori}."
(and (match_code "const_int")
(not (match_test "SMALL_OPERAND (ival)"))
(not (match_test "SMALL_OPERAND_UNSIGNED (ival)"))
(not (match_test "LUI_OPERAND (ival)"))))
(define_constraint "N"
"A constant in the range -65535 to -1 (inclusive)."
(and (match_code "const_int")
(match_test "ival >= -0xffff && ival < 0")))
(define_constraint "O"
"A signed 15-bit constant."
(and (match_code "const_int")
(match_test "ival >= -0x4000 && ival < 0x4000")))
(define_constraint "P"
"A constant in the range 1 to 65535 (inclusive)."
(and (match_code "const_int")
(match_test "ival > 0 && ival < 0x10000")))
;; Floating-point constraints
(define_constraint "G"
"Floating-point zero."
(and (match_code "const_double")
(match_test "op == CONST0_RTX (mode)")))
;; General constraints
(define_constraint "Q"
"@internal"
(match_operand 0 "const_arith_operand"))
(define_memory_constraint "R"
"An address that can be used in a non-macro load or store."
(and (match_code "mem")
(match_test "mips_address_insns (XEXP (op, 0), mode, false) == 1")))
(define_constraint "S"
"@internal
A constant call address."
(and (match_operand 0 "call_insn_operand")
(match_test "CONSTANT_P (op)")))
(define_constraint "T"
"@internal
A constant @code{move_operand} that cannot be safely loaded into @code{$25}
using @code{la}."
(and (match_operand 0 "move_operand")
(match_test "CONSTANT_P (op)")
(match_test "mips_dangerous_for_la25_p (op)")))
(define_constraint "U"
"@internal
A constant @code{move_operand} that can be safely loaded into @code{$25}
using @code{la}."
(and (match_operand 0 "move_operand")
(match_test "CONSTANT_P (op)")
(not (match_test "mips_dangerous_for_la25_p (op)"))))
(define_memory_constraint "W"
"@internal
A memory address based on a member of @code{BASE_REG_CLASS}. This is
true for all non-mips16 references (although it can sometimes be implicit
if @samp{!TARGET_EXPLICIT_RELOCS}). For MIPS16, it excludes stack and
constant-pool references."
(and (match_code "mem")
(match_operand 0 "memory_operand")
(ior (not (match_test "TARGET_MIPS16"))
(and (not (match_operand 0 "stack_operand"))
(not (match_test "CONSTANT_P (XEXP (op, 0))"))))))
(define_constraint "YG"
"@internal
A vector zero."
(and (match_code "const_vector")
(match_test "op == CONST0_RTX (mode)")))
(define_constraint "YA"
"@internal
An unsigned 6-bit constant."
(and (match_code "const_int")
(match_test "UIMM6_OPERAND (ival)")))
(define_constraint "YB"
"@internal
A signed 10-bit constant."
(and (match_code "const_int")
(match_test "IMM10_OPERAND (ival)")))
(define_constraint "Yb"
"@internal"
(match_operand 0 "qi_mask_operand"))
(define_constraint "Yh"
"@internal"
(match_operand 0 "hi_mask_operand"))
(define_constraint "Yw"
"@internal"
(match_operand 0 "si_mask_operand"))
(define_constraint "Yx"
"@internal"
(match_operand 0 "low_bitmask_operand"))
(define_memory_constraint "ZR"
"@internal
An address valid for loading/storing register exclusive"
(match_operand 0 "mem_noofs_operand"))
|
