| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* aatree.cc: Same.
* util.cc: Same.
* libitm.h: Same.
* memset.cc: Same.
* eh_cpp.cc: Same.
* barrier.tpl: Same.
* useraction.cc: Same.
* stmlock.h: Same.
* memcpy.cc: Same.
* common.h: Same.
* config/generic/tls.cc: Same.
* config/generic/cacheline.h: Same.
* config/generic/cachepage.h: Same.
* config/generic/cacheline.cc: Same.
* config/generic/unaligned.h: Same.
* config/x86/cacheline.h: Same.
* config/x86/cacheline.cc: Same.
* config/x86/unaligned.h: Same.
* config/alpha/cacheline.h: Same.
* config/alpha/unaligned.h: Same.
* config/alpha/sjlj.S: Same.
* config/posix/cachepage.cc: Same.
* config/linux/futex.h: Same.
* config/linux/alpha/futex_bits.h: Same.
git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/branches/transactional-memory@181025 138bc75d-0d04-0410-961f-82ee72b054a4
|
