summaryrefslogtreecommitdiff
path: root/gcc/sel-sched.c
Commit message (Expand)AuthorAgeFilesLines
* gcc/rsandifo2013-09-281-3/+3
* PR rtl-optimization/57662amonakov2013-08-141-1/+14
* PR rtl-optimization/56957abel2013-04-301-4/+3
* 2012-02-19 Andrey Belevantsev <abel@ispras.ru>abel2013-02-191-0/+67
* Update copyright years in gcc/rsandifo2013-01-101-2/+1
* Introduce vNULL to use as a nil initializer for vec<>.dnovillo2012-11-201-2/+2
* This patch rewrites the old VEC macro-based interface into a new onednovillo2012-11-181-73/+59
* This patch normalizes more bitmap function names.crowl2012-11-011-3/+3
* This patch implements the unification of the *bitmap interfaces as discussed.crowl2012-10-301-2/+2
* Merge from cxx-conversion branch (http://gcc.gnu.org/wiki/cxx-conversion).dnovillo2012-08-151-4/+4
* PR rtl-optimization/53701abel2012-08-091-20/+32
* gcc/steven2012-07-161-2/+0
* * output.h: (current_function_is_leaf,steven2012-06-241-2/+1
* * LANGUAGES: Fix typos.jsm282012-05-291-3/+3
* * sel-sched.c (sel_global_init): Revert previous change.bernds2012-04-171-1/+1
* PR rtl-optimization/52203abel2012-04-131-11/+14
* * sel-sched.c (sel_global_init): Swap order of sched_rgn_init andbernds2012-04-111-2/+2
* PR rtl-optimization/52203abel2012-03-071-8/+12
* PR rtl-optimization/50205amonakov2011-10-181-13/+7
* 2011-08-11 Sergey Grechanik <mouseentity@ispras.ru>amonakov2011-08-111-6/+6
* 2011-08-11 Sergey Grechanik <mouseentity@ispras.ru>amonakov2011-08-111-1/+1
* PR target/49349amonakov2011-06-151-7/+15
* PR rtl-optimization/49303amonakov2011-06-081-1/+4
* * haifa-sched.c (sched_scan_info): Remove.bernds2011-05-271-4/+4
* * ipa-inline.c: Fix comment typos; do not inline gt-ipa-inline.hhubicka2011-04-181-1/+1
* Remove doubled up words.mrs2011-04-101-1/+1
* * expr.c (expand_expr_real_1): Use add_to_hard_reg_set functionaesok2011-04-091-10/+5
* * sel-sched.c (sel_region_init): Move call toamonakov2011-04-081-2/+2
* PR rtl-optimization/48235amonakov2011-04-081-3/+22
* PR rtl-optimization/48302amonakov2011-04-081-5/+5
* PR target/48273amonakov2011-04-081-1/+2
* PR rtl-optimization/48442amonakov2011-04-081-14/+12
* PR rtl-optimization/48144abel2011-03-261-1/+1
* PR debug/45454aoliva2011-01-261-0/+9
* PR rtl-optimization/45352abel2011-01-131-6/+8
* PR rtl-optimization/47036amonakov2010-12-241-4/+2
* PR rtl-optimization/45352abel2010-12-221-8/+20
* PR rtl-optimization/45652amonakov2010-11-221-0/+3
* PR middle-end/46518amonakov2010-11-181-1/+1
* PR rtl-optimization/45352abel2010-11-081-11/+25
* Model decoder of Core 2/i7 for multipass scheduling.mkuvyrkov2010-11-021-1/+2
* * ddg.c (add_cross_iteration_register_deps): Call gcc_assert insteadfroydnj2010-10-211-5/+7
* * basic-block.h (single_succ_edge): Use gcc_checking_assert.froydnj2010-10-211-7/+5
* * basic-block.h (find_fallthru_edge): Define.froydnj2010-10-211-3/+5
* gcc/froydnj2010-10-111-4/+2
* gcc:jsm282010-09-291-2/+2
* 2010-09-16 Alexander Monakov <amonakov@ispras.ru>amonakov2010-09-161-1/+1
* * sel-sched.c (move_cond_jump): Correct arguments to maybe_tidy_empty...amonakov2010-09-061-1/+1
* PR rtl-optimization/44919amonakov2010-09-061-23/+47
* gcc/froydnj2010-08-201-8/+8
View Lorry Controller Status