summaryrefslogtreecommitdiff
path: root/gcc/config/mips/mips.md
Commit message (Expand)AuthorAgeFilesLines
* Sanitize the constant argument for rotr<mode>3Dragan Mladjenovic2019-11-131-2/+2
* mips.md (mips_get_fcsr, [...]): Use SI machine mode for unspec_volatile operand.Mihailo Stojanovic2019-08-231-2/+2
* re PR rtl-optimization/87761 ([MIPS] New FAIL: gcc.target/mips/fix-r4000-10.c...Jeff Law2019-02-221-0/+41
* Update copyright years.Jakub Jelinek2019-01-011-1/+1
* Fix some typo and brain twister logical.Chenghua Xu2018-11-071-17/+17
* Add support for Loongson 2K1000 processor.Chenghua Xu2018-11-071-0/+2
* Add support for Loongson 3A2000/3A3000 processor.Chenghua Xu2018-11-071-0/+2
* Add support for Loongson 3A1000 processor.Chenghua Xu2018-11-071-2/+2
* Add support for Loongson EXT2 instructions.Chenghua Xu2018-11-071-4/+43
* Add support for Loongson EXT instructions.Chenghua Xu2018-11-071-8/+8
* Add support for Loongson MMI instructions.Chenghua Xu2018-11-071-8/+8
* MIPS: Add support for P6600.Matthew Fortune2018-06-131-0/+2
* Update copyright years.Jakub Jelinek2018-01-031-1/+1
* Turn TRULY_NOOP_TRUNCATION into a hookRichard Sandiford2017-09-151-5/+5
* [10/77] Make assemble_real take a scalar_float_modeRichard Sandiford2017-08-301-1/+1
* [2/77] Add an E_ prefix to case statementsRichard Sandiford2017-08-301-2/+2
* re PR target/80846 (auto-vectorized AVX2 horizontal sum should narrow to 128b...Jakub Jelinek2017-08-011-0/+5
* MIPS16/GCC: Emit bounds checking as RTL in `casesi'Maciej W. Rozycki2017-06-141-35/+23
* Fix previous commitRichard Sandiford2017-05-041-5/+0
* Remove bogus top-level ChangeLog commit (sorry!)Richard Sandiford2017-05-041-0/+5
* re PR target/74563 (Classic MIPS16 (non-MIPS16e) function return broken)Jeff Law2017-04-181-1/+0
* regcprop.c (maybe_mode_change): Avoid creating copies of the stack pointer.Jeff Law2017-04-181-8/+2
* mips.mips.md (zero_extendsidi2): Do not allow SP to appear in operands[1] if ...Jeff Law2017-04-131-2/+8
* Update copyright years.Jakub Jelinek2017-01-011-1/+1
* MIPS16/GCC: Emit explicit JRC from `casesi_internal_mips16_<mode>' insnMaciej W. Rozycki2016-11-161-2/+8
* MIPS16/GCC: Improve `casesi_internal_mips16_<mode>'s instruction count estimateMaciej W. Rozycki2016-11-161-1/+1
* MIPS16/GCC: Correct `casesi_internal_mips16_<mode>'s RTL patternMaciej W. Rozycki2016-11-161-1/+1
* MIPS16/GCC: Fix DImode `casesi_internal_mips16_<mode>' assembly instructionsMaciej W. Rozycki2016-11-161-6/+6
* MIPS/GCC: Mark text contents as code or dataMaciej W. Rozycki2016-11-161-1/+11
* MIPS/GCC: Mark trailing labels with `.insn'Maciej W. Rozycki2016-11-151-0/+19
* Add support for MIPS SIMD Architecture (MSA).Robert Suchanek2016-05-091-6/+39
* Update copyright years.Jakub Jelinek2016-01-041-1/+1
* Remove REAL_VALUE_FROM_CONST_DOUBLERichard Sandiford2015-10-051-4/+2
* Remove remaining uses of CONST_DOUBLE_FROM_REAL_VALUERichard Sandiford2015-10-051-4/+4
* MIPS compact branch supportMatthew Fortune2015-09-011-97/+116
* genflags.c (gen_macro): Delete.Richard Sandiford2015-08-241-1/+1
* [MIPS] Remove W32 and W64 pseudo-processors.Robert Suchanek2015-08-131-2/+0
* I6400 scheduling.Prachi Godbole2015-07-231-0/+2
* Add scheduling for M51xx core family.Prachi Godbole2015-07-221-0/+2
* Support new interrupt handler options.Matthew Fortune2015-07-151-5/+5
* config.gcc: Add fused-madd.opt.Steve Ellcey2015-07-061-95/+170
* mips.c (mips_rtx_costs): Remove HONOR_NAN check.Steve Ellcey2015-06-181-16/+15
* mips.md (JOIN_MODE): New mode iterator.Prachi Godbole2015-05-191-0/+111
* mips.c (mips_print_operand): Remove 'y' operand code.Steve Ellcey2015-05-121-3/+3
* rtl.h (always_void_p): New function.Richard Sandiford2015-05-071-8/+5
* mips.md: (*madd4<mode>) Remove accum_in attribute.Steve Ellcey2015-04-241-12/+0
* re PR target/58158 (ICE with conditional moves on GPRs with a floating point ...Steve Ellcey2015-03-031-1/+2
* Add support for the R6 LSA and DLSA instructionsMatthew Fortune2015-01-151-0/+10
* Update copyright years.Jakub Jelinek2015-01-051-1/+1
* MIPS32R6 and MIPS64R6 supportMatthew Fortune2014-12-191-40/+240