summaryrefslogtreecommitdiff
path: root/gcc/config/i386/sse.md
Commit message (Expand)AuthorAgeFilesLines
...
* * config/i386/sse.md (vec_extract_hi_<mode>,jakub2011-09-161-21/+72
* * config/i386/sse.md (sseinsnmode): Remove 32-byte integer vectorjakub2011-09-071-13/+11
* 2011-09-02 Richard Guenther <rguenther@suse.de>rguenth2011-09-021-30/+53
* gcc/rsandifo2011-08-311-27/+24
* Add FMA intrinsics and testcases.hjl2011-08-301-0/+83
* * config/i386/sse.md (*absneg<mode>2): Fix split condition.uros2011-08-271-7/+16
* PR target/50202uros2011-08-271-0/+6
* * config/i386/i386.md (round<mode>2): New expander.uros2011-08-261-0/+34
* * config/i386/i386.md (isa): Add sse2, sse2_noavx, sse3,uros2011-08-251-41/+43
* Add AVX2 testcases.hjl2011-08-231-1/+1
* PR target/50155uros2011-08-221-29/+72
* Add support for AVX2 builtin functions.hjl2011-08-221-249/+2283
* * config/i386/i386.c: Remove traling spaces.uros2011-08-091-15/+15
* * config/i386/i386.md (ssemodesuffix): Remove V8SI mode.uros2011-08-061-1/+4
* PR target/49411jakub2011-06-181-11/+14
* * config/i386/sse.md (vec_dupv4sf): Correct mode of forced register.uros2011-06-111-9/+24
* * config/i386/i386.md: Use default value in "isa" attribute.uros2011-06-111-56/+78
* * config/i386/constraints.md (Y3): New register constraint.uros2011-06-021-44/+10
* * config/i386/i386.c (standard_sse_constant_p) <case 1>:uros2011-06-021-110/+39
* * config/i386/i386.c (ix86_rtx_costs): Drop NEG from sub for FMA.aoliva2011-05-311-2/+2
* * config/i386/sse.md (*<sse>_maskcmp<mode>3_comm): New pattern.uros2011-05-251-0/+16
* PR target/49133uros2011-05-241-10/+8
* 2011-05-19 Quentin Neill <quentin.neill@amd.com>qneill2011-05-191-2/+2
* Properly handle 256bit load cast.hjl2011-05-181-4/+5
* 2011-05-09 Uros Bizjak <ubizjak@gmail.com>uros2011-05-091-113/+55
* * config/i386/sse.md (*vec_concatv4si): Merge from *vec_concatv4si_1uros2011-05-091-20/+11
* PR target/48860uros2011-05-041-6/+7
* * config/i386/sse.md (V): New mode iterator.uros2011-05-021-348/+335
* * config/i386/i386.md (ssemodesuffix): Merge with ssevecsize,uros2011-04-271-158/+165
* * config/i386/predicates.md (avx_vpermilp_*_operand): Remove.uros2011-04-271-4/+6
* PR target/48678uros2011-04-201-4/+4
* * config/i386/i386.h (SSE_VEC_FLOAT_MODE_P): Remove.uros2011-04-181-53/+30
* * config/i386/sse.md (sseunpackmode): New mode attribute.uros2011-04-161-188/+57
* * config/i386/sse.md (V16): New mode iterator.uros2011-04-161-240/+145
* Switch SSE and AVX mnemonics.hjl2011-04-151-4/+4
* PR target/48605jakub2011-04-141-3/+18
* * config/i386/sse.md (sse4_1): New mode attribute.uros2011-04-141-288/+159
* * config/i386/sse.md (*sse2_uavgv16qi3): Merge with *avx_uavgv16qi3.uros2011-04-131-496/+153
* * config/i386/sse.md (pinsrbits): Remove.uros2011-04-131-471/+276
* * config/i386/sse.md (VI): New mode iterator.uros2011-04-111-116/+129
* * config/i386/sse.md: Fix unwanted commit.uros2011-04-111-2/+2
* * config/i386/sse.md (VI_128): New mode iterator.uros2011-04-111-561/+429
* * config/i386/sse.md: Update copyright year.uros2011-04-071-582/+317
* * config/i386/sse.md (AVXMODEDCVTDQ2PS): Remove.uros2011-04-061-326/+297
* * config/i386/i386.md (attribute isa): New.uros2011-04-061-713/+398
* Don't assert unaligned 256bit load/store.hjl2011-03-281-24/+2
* Split 32-byte AVX unaligned load/store.hjl2011-03-271-5/+37
* PR rtl-optimization/48143abel2011-03-221-0/+5
* * config/i386/i386.md (float<SSEMODEI24:mode><X87MODEF:mode>2):uros2011-03-181-6/+12
* * config/i386/sse.md (*avx_pmaddubsw128): Fix mode of VEC_SELECT RTX.uros2011-03-031-8/+8