summaryrefslogtreecommitdiff
path: root/gcc/config/i386/sse.md
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'origin/gcc-4_6-branch' into hjl/x32/gcc-4_6-branchhjl/x32/gcc-4_6-branchH.J. Lu2012-06-261-48/+5
|\
| * 2012-06-17 Uros Bizjak <ubizjak@gmail.com>uros2012-06-171-1/+1
| * PR target/46098uros2012-05-141-47/+4
* | Merge remote-tracking branch 'origin/gcc-4_6-branch' into hjl/x32/gcc-4_6-branchH.J. Lu2012-04-131-6/+6
|\ \ | |/
| * * config/i386/sse.md (avx_h<plusminus_insn>v4df3): Fix resultsuros2012-03-291-5/+5
| * PR target/52736jakub2012-03-281-1/+1
* | Replace :DI with :P.H.J. Lu2011-11-101-1/+1
* | Properly use word_mode and Pmode.H.J. Lu2011-11-081-2/+2
|/
* PR target/50875uros2011-10-271-6/+5
* PR target/50788uros2011-10-231-2/+1
* PR target/50464uros2011-09-221-4/+4
* * config/i386/sse.md (vec_extract_lo_<mode>): Prevent bothuros2011-08-271-6/+6
* PR target/50202uros2011-08-271-0/+6
* 2011-06-29 Harsha Jagasia <harsha.jagasia@amd.com>hjagasia2011-06-291-2/+2
* Don't assert unaligned 256bit load/store.cfang2011-06-281-24/+2
* Split 32-byte AVX unaligned load/store.cfang2011-06-281-5/+37
* PR target/49411jakub2011-06-181-8/+8
* * config/i386/sse.md (vec_dupv4sf): Correct mode of forced register.uros2011-06-111-2/+12
* Fix fma4_fmsubadd and fma4_fmaddsub mode suffixes.qneill2011-05-311-2/+2
* PR target/49133uros2011-05-241-8/+6
* Properly handle 256bit load cast.hjl2011-05-181-4/+5
* * config/i386/i386.md (*movdi_internal_rex64) <TYPE_SSEMOV>:uros2011-05-041-4/+5
* PR target/48605jakub2011-04-151-2/+20
* * config/i386/sse.md: Update copyright year.uros2011-04-071-26/+47
* Backport from mainlineabel2011-04-011-0/+5
* * config/i386/sse.md (*avx_pmaddubsw128): Fix mode of VEC_SELECT RTX.uros2011-03-031-8/+8
* Correct mask operand for AVX mask load/store.hjl2011-01-171-2/+2
* PR target/46880jakub2010-12-211-2/+2
* 2010-12-08 Iain Sandoe <iains@gcc.gnu.org>mrs2010-12-081-2/+2
* i386: Convert from -mfused-madd to -ffp-contract.rth2010-11-121-94/+4
* 2010-11-04 Richard Guenther <rguenther@suse.de>rguenth2010-11-041-1/+28
* Partially revert:uros2010-10-281-10/+10
* PR target/46153uros2010-10-281-16/+76
* Add -mvzeroupper to x86.hjl2010-10-271-23/+5
* PR target/46144rth2010-10-231-10/+35
* Use ABS/NEG+USE for vector modes as well.rth2010-10-221-0/+18
* Implementation of the pipeline description for Bulldozer (bdver1)cfang2010-10-221-10/+34
* PR target/46098uros2010-10-221-4/+47
* Add V8SI and V4DI to ssescalarmodesuffix.hjl2010-10-211-2/+2
* Correct reduc_splus_v8sf and reduc_splus_v4df.hjl2010-10-201-3/+6
* Add patterns for FMA3.rth2010-10-191-60/+217
* Simplify FMA4 patterns with FMA rtx code.rth2010-10-191-635/+177
* PR target/46051uros2010-10-171-28/+24
* Addd 256bit AVX vectorizer patterns.hjl2010-10-131-42/+284
* * config/i386/sse.md (*avx_<umaxmin:code><mode>3):uros2010-09-281-7/+20
* * config/i386/i386.md: Remove unneeded empty conditions anduros2010-09-161-71/+48
* * config/i386/sse.md (extsuffix): New code attribute.uros2010-08-281-168/+32
* PR target/41484uros2010-08-271-212/+12
* PR target/45336jakub2010-08-201-8/+22
* PR target/45142uros2010-08-011-6/+7