summaryrefslogtreecommitdiff
path: root/gcc/config/i386/i386.h
Commit message (Expand)AuthorAgeFilesLines
* x86: (Reapply) Move AESNI generation to Skylake and GoldmontThiago Macieira2019-02-221-3/+3
* i386: Fix ')' in VALID_MMX_REG_MODEH.J. Lu2019-02-151-1/+1
* i386.h (TARGET_SUBTARGET64_ISA_DEFAULT): Enable MMX, SSE and SSE2 by default.Uros Bizjak2019-02-151-1/+3
* Update copyright years.Jakub Jelinek2019-01-011-1/+1
* i386.h (ADDITIONAL_REGISTER_NAMES): Add sil, dil, bpl and spl aliases.Uros Bizjak2018-12-281-14/+7
* i386-common.c (processor_names): Add cascadelake.Wei Xiao2018-12-131-0/+3
* Fix option values for -march.Martin Liska2018-11-221-1/+1
* re PR target/87928 (ICE in ix86_compute_frame_layout, at config/i386/i386.c:1...Uros Bizjak2018-11-111-2/+1
* Add PTWRITE builtins for x86Andi Kleen2018-11-091-1/+4
* Enable support for next generation AMD Zen CPU, via -march=znver2.Venkataramanan Kumar2018-11-041-0/+2
* Add D front-end, libphobos library, and D2 testsuite.Iain Buclaw2018-10-281-0/+3
* i386.h (SSE_REGNO): Fix check for FIRST_REX_SSE_REG.Uros Bizjak2018-09-281-4/+4
* i386.h (CC_REGNO): Remove FPSR_REGS.Uros Bizjak2018-09-281-1/+1
* i386.md (FPSR_REG): Remove.Uros Bizjak2018-09-271-65/+67
* i386.h (enum reg_class): Remove FP_TOP_SSE_REGS and FP_SECOND_SSE_REGS.Uros Bizjak2018-09-261-6/+0
* re PR target/87439 (ICE in ix86_mode_needed, at config/i386/i386.c:18907)Uros Bizjak2018-09-261-1/+1
* i386.md (frndintxf2_mask_pm): Remove.Uros Bizjak2018-09-251-2/+0
* i386: Insert ENDBR before the profiling counter callH.J. Lu2018-09-241-0/+3
* i386.h (enum reg_class): Rename MASK_REGS to ALL_MASK_REGS and MASK_EVEX_REGS...Uros Bizjak2018-09-231-48/+39
* i386: move alignment defaults to processor_costs.Martin Liska2018-09-171-13/+9
* Come up with TARGET_GET_VALID_OPTION_VALUES option hook (PR driver/83193).Martin Liska2018-09-031-0/+150
* emit-rtl.c (init_emit_once): Do not emit MODE_POINTER_BOUNDS RTXes.Uros Bizjak2018-08-241-10/+4
* Temporary remove "at least 8 byte alignment" code from x86Denys Vlasenko2018-07-041-1/+1
* Remove MPXMartin Liska2018-06-081-29/+0
* config.gcc: Support "tremont".Olga Makhotina2018-06-071-0/+2
* config.gcc: Support "goldmont-plus".Olga Makhotina2018-05-171-0/+2
* i386-common.c (OPTION_MASK_ISA_CLDEMOTE_SET, [...]): New defines.Sebastian Peryt2018-05-141-0/+2
* i386-common.c (OPTION_MASK_ISA_WAITPKG_SET, [...]): New defines.Sebastian Peryt2018-05-111-0/+2
* config.gcc: Support "goldmont".Olga Makhotina2018-05-081-0/+2
* Define __CET__ for -fcf-protection and remove -mibtH.J. Lu2018-04-201-2/+0
* i386: Add save_stack_nonlocal and restore_stack_nonlocalH.J. Lu2018-04-191-0/+11
* i386-common.c (OPTION_MASK_ISA_MOVDIRI_SET, [...]): New defines.Sebastian Peryt2018-04-191-0/+4
* Fixed g++.dg/ext/mv16.C with -march=native.Olga Makhotina2018-04-161-0/+2
* i386: Insert ENDBR to trampoline for -fcf-protection=branch -mibtH.J. Lu2018-03-271-1/+1
* Split-up -march=icelake on -march=icelake-server and -march=icelake-clientJulia Koval2018-03-141-2/+4
* Enable WBOINVD and PCONFIG instructions.Olga Makhotina2018-03-051-0/+4
* i386: Add TARGET_INDIRECT_BRANCH_REGISTERH.J. Lu2018-02-261-0/+4
* Add -march=icelake.Julia Koval2018-02-021-0/+2
* re PR debug/81570 (create_pseudo_cfg assumes that INCOMING_FRAME_SP_OFFSET is...Jakub Jelinek2018-01-191-0/+4
* x86: Add -mfunction-return=H.J. Lu2018-01-141-0/+3
* x86: Add -mindirect-branch=H.J. Lu2018-01-141-0/+7
* i386: Also adjust stack frame for stack slot alignmentH.J. Lu2018-01-101-0/+3
* re PR target/81616 (Update -mtune=generic for the current Intel and AMD proce...Jan Hubicka2018-01-101-0/+2
* Update copyright years.Jakub Jelinek2018-01-031-1/+1
* poly_int: PUSH_ROUNDINGRichard Sandiford2018-01-031-9/+1
* Enable AVX512BITALGJulia Koval2017-12-221-0/+2
* Enable VPCLMULQDQ supportJulia Koval2017-12-201-0/+2
* Enable VAES support [1/5]Julia Koval2017-12-121-0/+2
* Enable VNNI support [1/5]Julia Koval2017-12-051-0/+2
* i386.c (processor_target_table): Add skylake_cost for skylake-avx512.Uros Bizjak2017-11-261-0/+2