summaryrefslogtreecommitdiff
path: root/gcc/config/arm
Commit message (Expand)AuthorAgeFilesLines
* gcc/linaro/gcc-7-branchMaxim Kuvyrkov2018-02-1414-11/+240
* Merge branches/gcc-7-branch rev 256695.Maxim Kuvyrkov2018-01-154-9/+20
* Merge branches/gcc-7-branch rev 254792.Maxim Kuvyrkov2017-11-161-5/+22
* gcc/Yvan Roux2017-09-133-17/+99
* gcc/Yvan Roux2017-09-131-5/+5
* gcc/Yvan Roux2017-09-131-14/+4
* Merge branches/gcc-7-branch rev 251138.Yvan Roux2017-08-171-6/+11
* gcc/Yvan Roux2017-08-173-40/+2
* gcc/Yvan Roux2017-08-161-18/+16
* Merge branches/gcc-7-branch rev 250046.Yvan Roux2017-07-0711-194/+3
* gcc/Yvan Roux2017-07-051-1/+6
* gcc/Yvan Roux2017-07-051-1/+7
* gcc/Yvan Roux2017-07-051-1/+1
* gcc/Yvan Roux2017-07-051-1/+1
* gcc/Yvan Roux2017-07-042-2/+74
* gcc/Yvan Roux2017-07-041-3/+3
* gcc/Yvan Roux2017-07-041-1/+1
* gcc/Yvan Roux2017-07-031-3/+4
* gcc/Yvan Roux2017-06-143-11/+56
* gcc/Yvan Roux2017-06-141-9/+25
* gcc/Yvan Roux2017-06-123-0/+48
* gcc/Christophe Lyon2017-05-103-46/+83
* gcc/Christophe Lyon2017-05-101-2/+2
* gcc/Christophe Lyon2017-05-103-14/+36
* PR target/77728jakub2017-04-251-17/+61
* [ARM] Fix type for .init_array.* and .fini_array.* sectionsthopre012017-04-201-1/+1
* [arm] PR 80389 - if architecture and cpu mismatch, don't print an architectur...rearnsha2017-04-111-2/+2
* [ARM] Add source mode to coprocessor pattern SETsktkachov2017-04-101-2/+2
* ARM: Introduce ARM_DEFAULT_SHORT_ENUMSsh2017-04-073-2/+9
* [ARM] Fix small multiply featurethopre012017-04-041-0/+3
* Fix numerous typos in commentsredi2017-04-031-1/+1
* [ARM] PR target/71436: Restrict *load_multiple pattern till after LRAktkachov2017-03-231-1/+4
* Fix PR80082: LDRD erronously used for 64bit load on ARMv7-Rthopre012017-03-224-8/+8
* [ARM] PR target/79911: Invalid vec_select argumentsktkachov2017-03-131-24/+26
* Remove trailing period from various diagnostic messages (PR translation/79923)dmalcolm2017-03-111-1/+1
* [ARM] Fix PR79742 incorrect scheduler choice.rearnsha2017-02-283-113/+232
* PR ada/67205ebotcazou2017-02-211-1/+31
* [ARM] PR rtl-optimization/68664 Implement TARGET_SCHED_CAN_SPECULATE_INSN hookktkachov2017-02-141-0/+33
* [ARM] Fix assembly comment syntax in -mprint-tune-infoktkachov2017-02-131-24/+33
* [ARM,AArch64] more poly64 intrinsics and testsclyon2017-02-101-0/+27
* PR target/79260rearnsha2017-01-301-2/+0
* [ARM] Fix PR target/79239 - unrecognized insn after pragma gcc pop_optionsramana2017-01-271-19/+12
* contrib/jakub2017-01-261-1/+1
* [ARM] PR target/79145 Fix xordi3 expander for immediate operands in iWMMXtktkachov2017-01-251-1/+8
* PR target/77439ebotcazou2017-01-241-0/+8
* [ARM] PR target/71270 fix neon_valid_immediate for big-endianktkachov2017-01-201-0/+6
* My previous change to the Cortex-A53 scheduler resulted in a 13% regression on awilco2017-01-111-11/+26
* 2017-01-09 Tamar Christina <tamar.christina@arm.com>tnfchris2017-01-111-2254/+4508
* [ARM] PR target/78253 Call weak function instead of strong when called throug...clyon2017-01-111-3/+13
* [arm] Replace command-line option .def files with single definition filerearnsha2017-01-1115-549/+4645
View Lorry Controller Status