summaryrefslogtreecommitdiff
path: root/gcc/config.gcc
Commit message (Expand)AuthorAgeFilesLines
* 2018-01-16 Michael Meissner <meissner@linux.vnet.ibm.com>meissner2018-01-171-0/+10
* * config.gcc (hppa*-*-linux*): Change callee copies ABI to callerdanglin2018-01-171-1/+1
* * config.gcc (i[34567]86-*-*): Remove one duplicate gfniintrin.hjakub2018-01-141-6/+4
* Set use_gcc_stdint=wrap for nvptxvries2018-01-121-0/+1
* 2018-01-11 Michael Meissner <meissner@linux.vnet.ibm.com>meissner2018-01-111-0/+8
* RTEMS/EPIPHANY: Add RTEMS supportsh2018-01-051-4/+12
* Update copyright years.jakub2018-01-031-1/+1
* Enable AVX512BITALGkyukhin2017-12-221-2/+4
* [arm] PR target/83105: Minor change of default CPU for arm-linux-gnueabirearnsha2017-12-201-1/+6
* Enable VPCLMULQDQ supportkyukhin2017-12-201-2/+4
* Enable VAES support [2/5]kyukhin2017-12-121-2/+2
* Enable VAES support [2/5]kyukhin2017-12-071-2/+4
* * config/i386/i386.c (processor_target_table): Add skylake_cost foruros2017-11-261-1/+1
* Add missing gcc/config.gcc hunks from r255121.kyukhin2017-11-241-2/+4
* Enable building libgcc with CET options.itsimbal2017-11-171-2/+2
* Adapt Solaris 12 referencesro2017-11-141-2/+2
* GFNI enabling [2/4]kyukhin2017-10-311-2/+4
* Part 1/2 for contributing PPC64LE support for X86 SSE2munroesj2017-10-301-1/+1
* Update x86 backend to enable Intel CET.itsimbal2017-10-211-3/+4
* 2017-10-16 Olivier Hainque <hainque@adacore.com>hainque2017-10-161-4/+11
* PR bootstrap/82548jakub2017-10-141-4/+4
* * config.gcc (i386, x86_64): Add extra objects.hubicka2017-10-111-0/+2
* Enable ifunc attribute by default for ARM GNU/Linuxazanella2017-10-111-1/+1
* 2017-10-10 Andreas Tobler <andreast@gcc.gnu.org>andreast2017-10-101-1/+4
* [gcc]meissner2017-10-091-1/+2
* 2017-09-30 Krister Walfridsson <krister.walfridsson@gmail.com>kristerw2017-09-301-12/+14
* Enable ifunc attribute by default for SPARC GNU/Linux.jsm282017-09-281-1/+1
* 2017-09-26 Krister Walfridsson <krister.walfridsson@gmail.com>kristerw2017-09-261-1/+3
* 2017-09-22 Steve Ellcey <sellcey@cavium.com>sje2017-09-221-27/+14
* [arm] auto-generate arm-isa.h from CPU descriptionsvp2017-09-221-1/+1
* gcc/uros2017-09-201-1/+1
* 2017-09-11 Vidya Praveen <vidyapraveen@arm.com>vp2017-09-111-1/+1
* 2017-09-06 Olivier Hainque <hainque@adacore.com>hainque2017-09-061-1/+1
* [arm] auto-generate arm-isa.h from CPU descriptionsrearnsha2017-09-061-1/+1
* 2017-08-31 Olivier Hainque <hainque@adacore.com>hainque2017-08-311-1/+1
* [ARC] Use -G option to control sdata behaviorclaziss2017-08-311-1/+1
* Part 2/3 for contributing PPC64LE support for X86 SSEmunroesj2017-08-251-0/+1
* [PowerPC/RTEMS] Enable -mcmodel optionsh2017-08-221-1/+1
* Fix building of cross compiler (PR target/81753).marxin2017-08-161-1/+1
* 2017-08-01 Jerome Lambourg <lambourg@adacore.com>hainque2017-08-011-3/+15
* [Committed] S/390: Support z14 as CPU name.krebbel2017-07-311-1/+1
* [PowerPC/RTEMS] Add 64-bit support using ELFv2 ABIsh2017-07-281-1/+1
* Add RTEMS supportpalmer2017-07-271-1/+6
* 2017-07-23 Krister Walfridsson <krister.walfridsson@gmail.com>kristerw2017-07-231-8/+1
* Now adding the mmintrin.h intrinsic headers. The DG tests will follow.munroesj2017-07-191-1/+2
* [ARC] Configure script to allow non uclibc based tripletsclaziss2017-07-101-1/+1
* 2017-07-09 Krister Walfridsson <krister.walfridsson@gmail.com>kristerw2017-07-091-15/+1
* Support for the SPARC M8 cpu.jemarch2017-07-071-1/+1
* 2017-07-06 Aaron Sawdey <acsawdey@linux.vnet.ibm.com>acsawdey2017-07-061-2/+2
* multiarch support for non-glibc linux systemsnsz2017-06-281-0/+10
View Lorry Controller Status