summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* 2017-11-3 Steven G. Kargl <kargl@gcc.gnu.org>Steven G. Kargl2017-11-032-1/+5
* Improve aarch64_legitimate_constant_pWilco Dijkstra2017-11-032-30/+34
* msa.c: Add -fcommon to dg-options.Sandra Loosemore2017-11-032-1/+5
* i386.c (ix86_expand_prologue): Tighten assert for int_registers_saved.Jeff Law2017-11-032-2/+9
* re PR testsuite/82828 (i386/pr70263-2.c fail)Uros Bizjak2017-11-032-15/+14
* re PR c++/82768 (ICE in synthesize_implicit_template_parm, at cp/parser.c:39338)Wilco Dijkstra2017-11-032-9/+7
* cfganal.c (single_pred_edge_ignoring_loop_edges): New function extracted from...Jeff Law2017-11-037-103/+66
* Generalize -(-X) a littleMarc Glisse2017-11-037-4/+102
* Define std::endian for C++2a (P0463R1)Jonathan Wakely2017-11-033-2/+51
* rs6000: Remove rs6000_emit_sISELSegher Boessenkool2017-11-034-12/+13
* asan.c (create_cond_insert_point): Maintain profile.Jan Hubicka2017-11-0391-1036/+1049
* Set default sched pressure algorithmWilco Dijkstra2017-11-032-0/+10
* RISC-V: Handle non-legitimate address in riscv_legitimize_moveKito Cheng2017-11-032-0/+21
* [PATCH] Fix testsuire error messageNathan Sidwell2017-11-032-2/+4
* rs6000: Improve *lt0 patternsSegher Boessenkool2017-11-032-4/+17
* rs6000: move_from_CR_ov_bit is TARGET_PAIRED_FLOAT, not TARGET_ISELSegher Boessenkool2017-11-032-1/+6
* [aarch64] Add Qualcomm saphira CPU support.Siddhesh Poyarekar2017-11-035-2/+43
* [PR c++/82710] false positive paren warningNathan Sidwell2017-11-034-7/+36
* Remove _Node_insert_return::get() member functions (P0508R0)Jonathan Wakely2017-11-032-48/+5
* [ARC] Fix to unwinding.Cupertino Miranda2017-11-037-6/+247
* PR82809: register handling in ix86_vector_duplicate_valueRichard Sandiford2017-11-034-1/+33
* combine: Print insns we try to combineSegher Boessenkool2017-11-032-0/+12
* Daily bump.GCC Administrator2017-11-031-1/+1
* re PR c++/81957 (ICE decltype)Paolo Carlini2017-11-036-15/+63
* re PR target/79868 (aarch64: diagnostic "malformed target %s value" not trans...Steve Ellcey2017-11-027-11/+22
* re PR target/79868 (aarch64: diagnostic "malformed target %s value" not trans...Steve Ellcey2017-11-024-56/+56
* Add selftest for diagnostic_get_location_textDavid Malcolm2017-11-022-0/+48
* Move selftest::test_diagnostic_context to its own headerDavid Malcolm2017-11-025-29/+121
* Add FT32B supportJames Bowman2017-11-026-8/+49
* [C++ PATCH] overloaded operator fns [8/N]Nathan Sidwell2017-11-025-16/+26
* [PR c++/82710] false positive paren warningNathan Sidwell2017-11-024-3/+51
* Define MALLOC_ABI_ALIGNMENTWilco Dijkstra2017-11-022-0/+7
* Move testsuite entries to proper fileEric Botcazou2017-11-022-12/+9
* gimple-ssa-sprintf.c (sprintf_dom_walker): Remove virtual keyword on FINAL OV...Jeff Law2017-11-023-5/+18
* Re: [PATCH] fix fdump-lang-raw ICENathan Sidwell2017-11-022-0/+25
* * x86-tune.def (X86_TUNE_USE_INCDEC): Enable for Haswell+.Jan Hubicka2017-11-022-3/+12
* re PR target/82795 (ICE in predicate_mem_writes, at tree-if-conv.c:2251)Richard Biener2017-11-024-4/+34
* Cleanup Solaris linker version checksRainer Orth2017-11-024-74/+42
* [ARC][ZOL] Account for empty body loopsClaudiu Zissulescu2017-11-024-2/+32
* Fix scan-assembler patterns in i386/naked-{1,2}.cTom de Vries2017-11-023-4/+10
* re PR c/82765 (ICE at -Os on valid code on x86_64-linux-gnu: in tree_to_shwi,...Richard Biener2017-11-024-3/+20
* Fix scan pattern in gfortran.dg/implied_do_io_1.f90Tom de Vries2017-11-022-1/+5
* Daily bump.GCC Administrator2017-11-021-1/+1
* RISC-V: Use "@minus{}2 GB" instead of "-2 GB" in invoke.texiPalmer Dabbelt2017-11-012-2/+6
* tree-ssa-ccp.c (ccp_folder): New class derived from substitute_and_fold_engine.Jeff Law2017-11-016-49/+124
* tree-ssa-propagate.h (ssa_prop_visit_stmt_fn): Remove typedef.Jeff Law2017-11-017-45/+123
* re PR rtl-optimization/82778 (crash: insn does not satisfy its constraints)Jakub Jelinek2017-11-015-56/+165
* [AArch64] Minor rtx costs tweakRichard Sandiford2017-11-012-6/+12
* [AArch64] Rename the internal "Upl" constraintRichard Sandiford2017-11-013-3/+13
* [AArch64] Move code aroundRichard Sandiford2017-11-012-82/+89
View Lorry Controller Status