diff options
author | jakub <jakub@138bc75d-0d04-0410-961f-82ee72b054a4> | 2000-06-23 20:34:41 +0000 |
---|---|---|
committer | jakub <jakub@138bc75d-0d04-0410-961f-82ee72b054a4> | 2000-06-23 20:34:41 +0000 |
commit | 463f13bf525744136b956a9d9e2c1818eb4d7f2b (patch) | |
tree | 96775bb2445e9380544a3932d0ef1f7c3f28af09 /gcc/config/sparc | |
parent | c7f6877a1954849f8da381c69f6d6e11bf47b4d5 (diff) | |
download | gcc-463f13bf525744136b956a9d9e2c1818eb4d7f2b.tar.gz |
* config/sparc/sparc.md (reload_outdi+1): Handle
HOST_BITS_PER_WIDE_INT == 64 case correctly.
(adddi3_insn_sp32+1, adddi3_insn_sp32+2, andsi3+2): Likewise.
git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@34669 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/config/sparc')
-rw-r--r-- | gcc/config/sparc/sparc.md | 22 |
1 files changed, 22 insertions, 0 deletions
diff --git a/gcc/config/sparc/sparc.md b/gcc/config/sparc/sparc.md index 24da4acff94..eca1a73098d 100644 --- a/gcc/config/sparc/sparc.md +++ b/gcc/config/sparc/sparc.md @@ -2857,12 +2857,28 @@ [(clobber (const_int 0))] " { +#if HOST_BITS_PER_WIDE_INT == 32 emit_insn (gen_movsi (gen_highpart (SImode, operands[0]), (INTVAL (operands[1]) < 0) ? constm1_rtx : const0_rtx)); emit_insn (gen_movsi (gen_lowpart (SImode, operands[0]), operands[1])); +#else + unsigned int low, high; + + low = INTVAL (operands[1]) & 0xffffffff; + high = (INTVAL (operands[1]) >> 32) & 0xffffffff; + emit_insn (gen_movsi (gen_highpart (SImode, operands[0]), GEN_INT (high))); + + /* Slick... but this trick loses if this subreg constant part + can be done in one insn. */ + if (low == high && (low & 0x3ff) != 0 && low + 0x1000 >= 0x2000) + emit_insn (gen_movsi (gen_lowpart (SImode, operands[0]), + gen_highpart (SImode, operands[0]))); + else + emit_insn (gen_movsi (gen_lowpart (SImode, operands[0]), GEN_INT (low))); +#endif DONE; }") @@ -5575,6 +5591,7 @@ operands[5] = gen_lowpart (SImode, operands[2]); operands[6] = gen_highpart (SImode, operands[0]); operands[7] = gen_highpart (SImode, operands[1]); +#if HOST_BITS_PER_WIDE_INT == 32 if (GET_CODE (operands[2]) == CONST_INT) { if (INTVAL (operands[2]) < 0) @@ -5583,6 +5600,7 @@ operands[8] = const0_rtx; } else +#endif operands[8] = gen_highpart (SImode, operands[2]); }") @@ -5609,6 +5627,7 @@ operands[5] = gen_lowpart (SImode, operands[2]); operands[6] = gen_highpart (SImode, operands[0]); operands[7] = gen_highpart (SImode, operands[1]); +#if HOST_BITS_PER_WIDE_INT == 32 if (GET_CODE (operands[2]) == CONST_INT) { if (INTVAL (operands[2]) < 0) @@ -5617,6 +5636,7 @@ operands[8] = const0_rtx; } else +#endif operands[8] = gen_highpart (SImode, operands[2]); }") @@ -6716,6 +6736,7 @@ operands[5] = gen_lowpart (SImode, operands[0]); operands[6] = gen_highpart (SImode, operands[2]); operands[7] = gen_lowpart (SImode, operands[2]); +#if HOST_BITS_PER_WIDE_INT == 32 if (GET_CODE (operands[3]) == CONST_INT) { if (INTVAL (operands[3]) < 0) @@ -6724,6 +6745,7 @@ operands[8] = const0_rtx; } else +#endif operands[8] = gen_highpart (SImode, operands[3]); operands[9] = gen_lowpart (SImode, operands[3]); }") |