summaryrefslogtreecommitdiff
path: root/gcc/config/mips/sr71k.md
diff options
context:
space:
mode:
authorwilson <wilson@138bc75d-0d04-0410-961f-82ee72b054a4>2004-03-16 02:11:41 +0000
committerwilson <wilson@138bc75d-0d04-0410-961f-82ee72b054a4>2004-03-16 02:11:41 +0000
commite9e582c8e1d75f11aa4815539fc0925af146e9c2 (patch)
tree3739dcf7580afc63bc3bd7b2169b1ceb21fd48f7 /gcc/config/mips/sr71k.md
parent3ec8c2a1cf762f634aa5516ee83f7bf95ef04b54 (diff)
downloadgcc-e9e582c8e1d75f11aa4815539fc0925af146e9c2.tar.gz
Patch for SB-1 DFA scheduler work.
* config/mips/mips.md (type): Split load into load, fpload, fpidxload. Split store into store, fpstore, fpidxstore. Fix all uses. * config/mips/5400.md (ir_vr54_load, ir_vr54_store, ir_vr54_fstore): Likewise. * config/mips/5500.md (ir_vr55_load, i5_vr55_store): Likewise. * config/mips/7000.md (rm7_ld, rm7_st): Likewise. * config/mips/9000.md (rm9k_load, rm9k_store): Likewise. * config/mips/sr71k.md (ir_sr70_load, ir_sr70_store, ir_sr70_fload, ir_sr70_fstore): Likewise. git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@79522 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/config/mips/sr71k.md')
-rw-r--r--gcc/config/mips/sr71k.md12
1 files changed, 4 insertions, 8 deletions
diff --git a/gcc/config/mips/sr71k.md b/gcc/config/mips/sr71k.md
index 51731893dbf..8c9cf6d6aac 100644
--- a/gcc/config/mips/sr71k.md
+++ b/gcc/config/mips/sr71k.md
@@ -141,15 +141,13 @@
(define_insn_reservation "ir_sr70_load"
2
(and (eq_attr "cpu" "sr71000")
- (and (eq_attr "type" "load")
- (eq_attr "mode" "!SF,DF,FPSW")))
+ (eq_attr "type" "load"))
"ri_mem")
(define_insn_reservation "ir_sr70_store"
1
(and (eq_attr "cpu" "sr71000")
- (and (eq_attr "type" "store")
- (eq_attr "mode" "!SF,DF,FPSW")))
+ (eq_attr "type" "store"))
"ri_mem")
@@ -159,15 +157,13 @@
(define_insn_reservation "ir_sr70_fload"
9
(and (eq_attr "cpu" "sr71000")
- (and (eq_attr "type" "load")
- (eq_attr "mode" "SF,DF")))
+ (eq_attr "type" "fpload,fpidxload"))
"(cpu_iss+cp1_iss),(ri_mem+rf_ldmem)")
(define_insn_reservation "ir_sr70_fstore"
1
(and (eq_attr "cpu" "sr71000")
- (and (eq_attr "type" "store")
- (eq_attr "mode" "SF,DF")))
+ (eq_attr "type" "fpstore,fpidxstore"))
"(cpu_iss+cp1_iss),(fpu_mov+ri_mem)")