summaryrefslogtreecommitdiff
path: root/gcc/config/i386/x86-tune.def
diff options
context:
space:
mode:
authorwmi <wmi@138bc75d-0d04-0410-961f-82ee72b054a4>2013-11-04 21:31:07 +0000
committerwmi <wmi@138bc75d-0d04-0410-961f-82ee72b054a4>2013-11-04 21:31:07 +0000
commit482026b63e8a488d6b7f0eab53fcbfe12c3309ae (patch)
tree514dde8de45ba210fcf4eb75cdacf533f175728b /gcc/config/i386/x86-tune.def
parentd7170adde75fe7d65b72208c835f2978f3e4f175 (diff)
downloadgcc-482026b63e8a488d6b7f0eab53fcbfe12c3309ae.tar.gz
2013-11-04 Wei Mi <wmi@google.com>
* gcc/config/i386/i386-c.c (ix86_target_macros_internal): Separate PROCESSOR_COREI7_AVX out from PROCESSOR_COREI7. * gcc/config/i386/i386.c (ix86_option_override_internal): Ditto. (ix86_issue_rate): Ditto. (ix86_adjust_cost): Ditto. (ia32_multipass_dfa_lookahead): Ditto. (ix86_sched_init_global): Ditto. (get_builtin_code_for_version): Ditto. * gcc/config/i386/i386.h (enum target_cpu_default): Ditto. (enum processor_type): Ditto. * gcc/config/i386/x86-tune.def (DEF_TUNE): Ditto. git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@204367 138bc75d-0d04-0410-961f-82ee72b054a4
Diffstat (limited to 'gcc/config/i386/x86-tune.def')
-rw-r--r--gcc/config/i386/x86-tune.def4
1 files changed, 2 insertions, 2 deletions
diff --git a/gcc/config/i386/x86-tune.def b/gcc/config/i386/x86-tune.def
index 6e5d2fe0aff..93977a9a0db 100644
--- a/gcc/config/i386/x86-tune.def
+++ b/gcc/config/i386/x86-tune.def
@@ -300,12 +300,12 @@ DEF_TUNE (X86_TUNE_GENERAL_REGS_SSE_SPILL, "general_regs_sse_spill",
/* X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL: Use movups for misaligned loads instead
of a sequence loading registers by parts. */
DEF_TUNE (X86_TUNE_SSE_UNALIGNED_LOAD_OPTIMAL, "sse_unaligned_load_optimal",
- m_COREI7 | m_AMDFAM10 | m_BDVER | m_BTVER | m_SLM | m_GENERIC)
+ m_COREI7 | m_COREI7_AVX | m_AMDFAM10 | m_BDVER | m_BTVER | m_SLM | m_GENERIC)
/* X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL: Use movups for misaligned stores instead
of a sequence loading registers by parts. */
DEF_TUNE (X86_TUNE_SSE_UNALIGNED_STORE_OPTIMAL, "sse_unaligned_store_optimal",
- m_COREI7 | m_BDVER | m_SLM | m_GENERIC)
+ m_COREI7 | m_COREI7_AVX | m_BDVER | m_SLM | m_GENERIC)
/* Use packed single precision instructions where posisble. I.e. movups instead
of movupd. */