diff options
author | Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> | 2009-08-24 08:52:50 +0000 |
---|---|---|
committer | Ramana Radhakrishnan <ramana@gcc.gnu.org> | 2009-08-24 08:52:50 +0000 |
commit | d44463a93d01a5f87d6d243395c22c48873233a9 (patch) | |
tree | 02005625d3b46f8e26c0171a27d7576b0376ca3a | |
parent | b241b4757b4d31f85be90cbcd205ec92e21ee864 (diff) | |
download | gcc-d44463a93d01a5f87d6d243395c22c48873233a9.tar.gz |
Fix Neon ICE.
2009-08-24 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com>
* config/arm/neon.md (vashl<mode>3): Rename from ashl<mode>3.
(vashr<mode>3): Rename from ashr<mode>3.
(vlshr<mode>3): Rename from lshr<mode>3.
From-SVN: r151048
-rw-r--r-- | gcc/ChangeLog | 6 | ||||
-rw-r--r-- | gcc/config/arm/neon.md | 6 |
2 files changed, 9 insertions, 3 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog index 890a3dce37a..2d4b0a553d0 100644 --- a/gcc/ChangeLog +++ b/gcc/ChangeLog @@ -1,3 +1,9 @@ +2009-08-24 Ramana Radhakrishnan <ramana.radhakrishnan@arm.com> + + * config/arm/neon.md (vashl<mode>3): Rename from ashl<mode>3. + (vashr<mode>3): Rename from ashr<mode>3. + (vlshr<mode>3): Rename from lshr<mode>3. + 2009-08-24 Kai Tietz <kai.tietz@onevision.com> PR/40786 diff --git a/gcc/config/arm/neon.md b/gcc/config/arm/neon.md index ebd2a45156f..85bc3eed100 100644 --- a/gcc/config/arm/neon.md +++ b/gcc/config/arm/neon.md @@ -1118,7 +1118,7 @@ ; generic vectorizer code. It ends up creating a V2DI constructor with ; SImode elements. -(define_insn "ashl<mode>3" +(define_insn "vashl<mode>3" [(set (match_operand:VDQIW 0 "s_register_operand" "=w") (ashift:VDQIW (match_operand:VDQIW 1 "s_register_operand" "w") (match_operand:VDQIW 2 "s_register_operand" "w")))] @@ -1164,7 +1164,7 @@ (const_string "neon_shift_3")))] ) -(define_expand "ashr<mode>3" +(define_expand "vashr<mode>3" [(set (match_operand:VDQIW 0 "s_register_operand" "") (ashiftrt:VDQIW (match_operand:VDQIW 1 "s_register_operand" "") (match_operand:VDQIW 2 "s_register_operand" "")))] @@ -1178,7 +1178,7 @@ DONE; }) -(define_expand "lshr<mode>3" +(define_expand "vlshr<mode>3" [(set (match_operand:VDQIW 0 "s_register_operand" "") (lshiftrt:VDQIW (match_operand:VDQIW 1 "s_register_operand" "") (match_operand:VDQIW 2 "s_register_operand" "")))] |