summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorhjl <hjl@138bc75d-0d04-0410-961f-82ee72b054a4>2015-07-06 16:56:11 +0000
committerH.J. Lu <hjl.tools@gmail.com>2015-09-25 14:25:59 -0700
commit33d3ebf155fa4654bd9e7d11a26330d5316c1fe4 (patch)
treed7fac1959f3155b57053cad1301616488d3673bc
parent7ca80e62534a906bec33a6d61c4a36c0357933d1 (diff)
downloadgcc-33d3ebf155fa4654bd9e7d11a26330d5316c1fe4.tar.gz
Optimize i?86-*-elfiamcu for iamcu by default
Default -mtune=/-march= to iamcu for i[34567]86-*-elfiamcu targets. * config.gcc (x86_archs): Add iamcu. (with_cpu): Default to iamcu for i[34567]86-*-elfiamcu. (with_arch): Likewise. * doc/invoke.texi: Add iamcu. git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@225464 138bc75d-0d04-0410-961f-82ee72b054a4
-rw-r--r--gcc/config.gcc8
-rw-r--r--gcc/doc/invoke.texi3
2 files changed, 10 insertions, 1 deletions
diff --git a/gcc/config.gcc b/gcc/config.gcc
index 3db57177a89..d28a2f168e1 100644
--- a/gcc/config.gcc
+++ b/gcc/config.gcc
@@ -582,7 +582,7 @@ tm_defines="$tm_defines LIBC_GLIBC=1 LIBC_UCLIBC=2 LIBC_BIONIC=3"
x86_archs="athlon athlon-4 athlon-fx athlon-mp athlon-tbird \
athlon-xp k6 k6-2 k6-3 geode c3 c3-2 winchip-c6 winchip2 i386 i486 \
i586 i686 pentium pentium-m pentium-mmx pentium2 pentium3 pentium3m \
-pentium4 pentium4m pentiumpro prescott"
+pentium4 pentium4m pentiumpro prescott iamcu"
# 64-bit x86 processors supported by --with-arch=. Each processor
# MUST be separated by exactly one space.
@@ -3260,6 +3260,9 @@ esac
# This block sets nothing except for with_cpu.
if test x$with_cpu = x ; then
case ${target} in
+ i[34567]86-*-elfiamcu)
+ with_cpu=iamcu
+ ;;
i[34567]86-*-*|x86_64-*-*)
with_cpu=$cpu
;;
@@ -3352,6 +3355,9 @@ if test x$with_arch = x ; then
# Default arch is set via TARGET_SUBTARGET32_ISA_DEFAULT
# and TARGET_SUBTARGET64_ISA_DEFAULT in config/i386/darwin.h.
;;
+ i[34567]86-*-elfiamcu)
+ with_arch=iamcu
+ ;;
i[34567]86-*-*)
# --with-fpmath sets the default ISA to SSE2, which is the same
# ISA supported by Pentium 4.
diff --git a/gcc/doc/invoke.texi b/gcc/doc/invoke.texi
index 9abfea1a1a1..b22df672744 100644
--- a/gcc/doc/invoke.texi
+++ b/gcc/doc/invoke.texi
@@ -21979,6 +21979,9 @@ Intel i486 CPU@. (No scheduling is implemented for this chip.)
@itemx pentium
Intel Pentium CPU with no MMX support.
+@item iamcu
+Intel MCU, based on Intel Pentium CPU.
+
@item pentium-mmx
Intel Pentium MMX CPU, based on Pentium core with MMX instruction set support.