summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/fr30/or.cgs
blob: 8acb97020007e10ebc13865d0e3806d49829ddec (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
# fr30 testcase for or $Rj,$Ri, or $Rj,@$Ri
# mach(): fr30

	.include "testutils.inc"

	START

	.text
	.global or
or:
	; Test or $Rj,$Ri
	mvi_h_gr   	0xaaaaaaaa,r7
	mvi_h_gr   	0x55555555,r8
	set_cc          0x07		; Set mask opposite of expected
	or      	r7,r8
	test_cc		1 0 1 1
	test_h_gr  	0xffffffff,r8

	mvi_h_gr   	0x00000000,r7
	mvi_h_gr   	0x00000000,r8
	set_cc          0x08		; Set mask opposite of expected
	or		r7,r8
	test_cc		0 1 0 0
	test_h_gr  	0x00000000,r8

	mvi_h_gr   	0xdead0000,r7
	mvi_h_gr   	0x0000beef,r8
	set_cc          0x05		; Set mask opposite of expected
	or		r7,r8
	test_cc		1 0 0 1
	test_h_gr  	0xdeadbeef,r8

	; Test or $Rj,@$Ri
	mvi_h_gr   	0xaaaaaaaa,r7
	mvi_h_mem  	0x55555555,sp
	set_cc          0x07		; Set mask opposite of expected
	or      	r7,@sp
	test_cc		1 0 1 1
	test_h_mem 	0xffffffff,sp

	mvi_h_gr   	0x00000000,r7
	mvi_h_mem  	0x00000000,sp
	set_cc          0x08		; Set mask opposite of expected
	or		r7,@sp
	test_cc		0 1 0 0
	test_h_mem 	0x00000000,sp

	mvi_h_gr   	0xdead0000,r7
	mvi_h_mem  	0x0000beef,sp
	set_cc          0x05		; Set mask opposite of expected
	or		r7,@sp
	test_cc		1 0 0 1
	test_h_mem 	0xdeadbeef,sp

	pass