blob: 8c062ced31404138e63cdb960ba6c1bb7bb09f7c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
|
/* This testcase is part of GDB, the GNU debugger.
Copyright (C) 2018 Free Software Foundation, Inc.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>. */
int main (void)
{
/* Touch DSCR. Some kernels won't schedule the thread with a DSCR
altered by ptrace unless the register was used at some point. */
unsigned long dscr = 0x0;
/* This is the non-privileged SPR number to access DSCR,
available since isa 207. */
asm volatile ("mtspr 3,%0" : : "r" (dscr));
asm volatile ("tbegin."); // first marker
asm volatile goto ("bc 12,2,%l[end]"
:
:
:
: end);
asm volatile ("tabort. 0");
end:
asm volatile ("nop"); // second marker
return 0;
}
|
