1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
|
/* Target-dependent code for GNU/Linux on MIPS processors.
Copyright 2006-2012 Free Software Foundation, Inc.
This file is part of GDB.
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 3 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program. If not, see <http://www.gnu.org/licenses/>. */
/* Copied from <asm/elf.h>. */
#define ELF_NGREG 45
#define ELF_NFPREG 33
typedef unsigned char mips_elf_greg_t[4];
typedef mips_elf_greg_t mips_elf_gregset_t[ELF_NGREG];
typedef unsigned char mips_elf_fpreg_t[8];
typedef mips_elf_fpreg_t mips_elf_fpregset_t[ELF_NFPREG];
/* 0 - 31 are integer registers, 32 - 63 are fp registers. */
#define FPR_BASE 32
#define PC 64
#define CAUSE 65
#define BADVADDR 66
#define MMHI 67
#define MMLO 68
#define FPC_CSR 69
#define FPC_EIR 70
#define DSP_BASE 71
#define DSP_CONTROL 77
#define EF_REG0 6
#define EF_REG31 37
#define EF_LO 38
#define EF_HI 39
#define EF_CP0_EPC 40
#define EF_CP0_BADVADDR 41
#define EF_CP0_STATUS 42
#define EF_CP0_CAUSE 43
#define EF_SIZE 180
void mips_supply_gregset (struct regcache *, const mips_elf_gregset_t *);
void mips_fill_gregset (const struct regcache *, mips_elf_gregset_t *, int);
void mips_supply_fpregset (struct regcache *, const mips_elf_fpregset_t *);
void mips_fill_fpregset (const struct regcache *, mips_elf_fpregset_t *, int);
/* 64-bit support. */
/* Copied from <asm/elf.h>. */
#define MIPS64_ELF_NGREG 45
#define MIPS64_ELF_NFPREG 33
typedef unsigned char mips64_elf_greg_t[8];
typedef mips64_elf_greg_t mips64_elf_gregset_t[MIPS64_ELF_NGREG];
typedef unsigned char mips64_elf_fpreg_t[8];
typedef mips64_elf_fpreg_t mips64_elf_fpregset_t[MIPS64_ELF_NFPREG];
/* 0 - 31 are integer registers, 32 - 63 are fp registers. */
#define MIPS64_FPR_BASE 32
#define MIPS64_PC 64
#define MIPS64_CAUSE 65
#define MIPS64_BADVADDR 66
#define MIPS64_MMHI 67
#define MIPS64_MMLO 68
#define MIPS64_FPC_CSR 69
#define MIPS64_FPC_EIR 70
#define MIPS64_EF_REG0 0
#define MIPS64_EF_REG31 31
#define MIPS64_EF_LO 32
#define MIPS64_EF_HI 33
#define MIPS64_EF_CP0_EPC 34
#define MIPS64_EF_CP0_BADVADDR 35
#define MIPS64_EF_CP0_STATUS 36
#define MIPS64_EF_CP0_CAUSE 37
#define MIPS64_EF_SIZE 304
void mips64_supply_gregset (struct regcache *, const mips64_elf_gregset_t *);
void mips64_fill_gregset (const struct regcache *,
mips64_elf_gregset_t *, int);
void mips64_supply_fpregset (struct regcache *,
const mips64_elf_fpregset_t *);
void mips64_fill_fpregset (const struct regcache *,
mips64_elf_fpregset_t *, int);
enum {
/* The Linux kernel stores an error code from any interrupted
syscall in a "register" (in $0's save slot). */
MIPS_RESTART_REGNUM = 79
};
/* Return 1 if MIPS_RESTART_REGNUM is usable. */
int mips_linux_restart_reg_p (struct gdbarch *gdbarch);
/* MIPS Signals -- adapted from linux/arch/mips/include/asm/signal.h. */
enum mips_signals
{
MIPS_SIGHUP = 1, /* Hangup (POSIX). */
MIPS_SIGINT = 2, /* Interrupt (ANSI). */
MIPS_SIGQUIT = 3, /* Quit (POSIX). */
MIPS_SIGILL = 4, /* Illegal instruction (ANSI). */
MIPS_SIGTRAP = 5, /* Trace trap (POSIX). */
MIPS_SIGIOT = 6, /* IOT trap (4.2 BSD). */
MIPS_SIGABRT = MIPS_SIGIOT, /* Abort (ANSI). */
MIPS_SIGEMT = 7,
MIPS_SIGFPE = 8, /* Floating-point exception (ANSI). */
MIPS_SIGKILL = 9, /* Kill, unblockable (POSIX). */
MIPS_SIGBUS = 10, /* BUS error (4.2 BSD). */
MIPS_SIGSEGV = 11, /* Segmentation violation (ANSI). */
MIPS_SIGSYS = 12,
MIPS_SIGPIPE = 13, /* Broken pipe (POSIX). */
MIPS_SIGALRM = 14, /* Alarm clock (POSIX). */
MIPS_SIGTERM = 15, /* Termination (ANSI). */
MIPS_SIGUSR1 = 16, /* User-defined signal 1 (POSIX). */
MIPS_SIGUSR2 = 17, /* User-defined signal 2 (POSIX). */
MIPS_SIGCHLD = 18, /* Child status has changed (POSIX). */
MIPS_SIGCLD = MIPS_SIGCHLD, /* Same as SIGCHLD (System V). */
MIPS_SIGPWR = 19, /* Power failure restart (System V). */
MIPS_SIGWINCH = 20, /* Window size change (4.3 BSD, Sun). */
MIPS_SIGURG = 21, /* Urgent condition on socket (4.2 BSD). */
MIPS_SIGIO = 22, /* I/O now possible (4.2 BSD). */
MIPS_SIGPOLL = MIPS_SIGIO, /* Pollable event occurred (System V). */
MIPS_SIGSTOP = 23, /* Stop, unblockable (POSIX). */
MIPS_SIGTSTP = 24, /* Keyboard stop (POSIX). */
MIPS_SIGCONT = 25, /* Continue (POSIX). */
MIPS_SIGTTIN = 26, /* Background read from tty (POSIX). */
MIPS_SIGTTOU = 27, /* Background write to tty (POSIX). */
MIPS_SIGVTALRM = 28, /* Virtual alarm clock (4.2 BSD). */
MIPS_SIGPROF = 29, /* Profiling alarm clock (4.2 BSD). */
MIPS_SIGXCPU = 30, /* CPU limit exceeded (4.2 BSD). */
MIPS_SIGXFSZ = 31, /* File size limit exceeded (4.2 BSD). */
MIPS_SIGRTMIN = 32, /* Minimum RT signal. */
MIPS_SIGRTMAX = 128 - 1 /* Maximum RT signal. */
};
|
