| Commit message (Collapse) | Author | Age | Files | Lines |
| |
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* Makefile.in: Use of @true confuses VPATH. Remove it.
* cpu.h: Regenerated.
* cpux.h: Regenerated.
* decode.c: Regenerated.
* decodex.c: Regenerated.
* model.c: Regenerated.
* modelx.c: Regenerated.
* sem-switch.c: Regenerated.
* sem.c: Regenerated.
* semx-switch.c: Regenerated.
|
|
|
|
|
| |
* cpu.h: Regenerated.
* decode.c: Regenerated.
|
|
|
|
|
| |
* cgen-trace.c (sim_cgen_disassemble_insn): Make sure entire insn is
in insn_value if it will fit.
|
| |
|
|
|
|
| |
* Patch was posted by bje@redhat.com.
|
|
|
|
| |
* sim-profile.c (profile_print_speed): Print cpu frequency if not zero.
|
|
|
|
|
|
|
|
|
|
|
| |
* sim-profile.h (PROFILE_DATA): Add cpu_freq.
(PROFILE_CPU_FREQ): New macro.
* sim-profile.c (OPTION_PROFILE_CPU_FREQUENCY): New enumerator.
(profile-options): Add profile-cpu-frequency.
(parse_frequency): New function.
(profile_option_handler): Handle OPTION_PROFILE_CPU_FREQUENCY.
(profile_print_speed): Print cpu frequency and simulated execution time.
Re-indent other items to match.
|
|
|
|
| |
performing the load in case the offset register is overwritten.
|
| |
|
|
|
|
| |
* compile.c (decode): Clean up the code.
|
| |
|
|
|
|
|
|
|
|
| |
(movm): Initialize PC and mask.
(mov, movbu, movhu): Set srcreg2 from RI0.
(bsch): Initialize c.
(sat16_cmp): Actually do the comparison.
(mov_llt): Do not overwrite dstreg with uninitialized variable.
|
|
|
|
|
|
|
| |
2000-07-27 Frank Ch. Eigler <fche@redhat.com>
From Maciej W. Rozycki <macro@ds2.pg.gda.pl>
* Makefile.in (install): Install run.1 man page.
|
| |
|
|
|
|
| |
* Makefile.in (headers,nltvals.def): Merge.
|
|
|
|
|
|
|
| |
* nrun.c (main): Print the simulator statistics only in
verbose mode.
* hw-properties.h (hw_find_integer_array_property): Fix
prototype (use signed_cell).
|
|
|
|
|
|
|
|
| |
* sim-events.c (sim_events_remain_time): New function returning
the time that remains before the event is raised.
* hw-events.c (hw_event_remain_time): Likewise.
* sim-events.h (sim_events_remain_time): Declare.
* hw-events.h (hw_event_remain_time): Declare.
|
|
|
|
|
|
| |
* sim-hw.c: Use <errno.h> instead of <sys/errno.h>
(OPTION_HW_LIST): New option --hw-list to list the devices.
(hw_option_handler): List the device tree with 'sim_hw_print'.
|
| |
|
| |
|
|
|
|
|
|
|
|
|
| |
* sim-bits.h (_MSB_16, _LSB_16): Define for 16-bit targets.
(MASK, LSBIT, MSBIT): Likewise and use _MSB_16 and _LSB_16.
(EXTENDED): Define for 16-bit word size.
* sim-bits.c (LSEXTRACTED, MSEXTRACTED, LSINSERTED,
MSINSERTED, LSSEXT, MSSEXT): Implement for 16-bit word size.
* sim-types.h: Added support for 16-bit targets.
|
|
|
|
| |
correctly.
|
| |
|
|
|
|
| |
* wrapper.c (sim_create_inferior): Fix typo in the previous patch.
|
|
|
|
|
| |
* wrapper.c (sim_create_inferior): Reset mode to ARM when creating a
new inferior.
|
| |
|
| |
|
|
|
|
|
|
|
|
|
|
| |
(ARM_Strong_Prop, STRONGARM): Define.
* arminit.c (ARMul_NewState): Reset is_StrongARM.
(ARMul_SelectProcessor): Set is_StrongARM.
* wrapper.c (sim_create_inferior): Use bfd machine type to
determine processor type to emulate.
* armemu.h (BUSUSEDINCPCS, BUSUSEDINCPCN): Don't increment PC
when emulating StrongARM.
|
| |
|
|
|
|
|
|
|
| |
(SET_ABORT): Save CPSR in SPSR and set LR.
* armemu.c (ARMul_Emulate, isize): Set to INSN_SIZE.
(WriteR15, WriteSR15): Do not discard bit 1 in Thumb mode.
* arminit.c (ARMul_Abort): Use new SETABORT and INSN_SIZE.
|
|
|
|
| |
significant bits of PC.
|
|
|
|
|
|
|
|
|
| |
* armemu.c (ARMul_Emulate26, bl): Use WriteR15Branch() to
modify PC. Moved the existing logic...
(WriteR15Branch): ... here. New function.
(WriteR15, WriteSR15): Drop the two least significant bits.
(LoadSMult): Use WriteR15Branch() to modify PC.
(LoadMult): Use WRITEDESTB() instead of WRITEDEST().
|
|
|
|
|
|
|
|
| |
* armsupp.c (ARMul_CPSRAltered): Zero out bits as they're
extracted from state->Cpsr, but preserve the unused bits.
(ARMul_GetCPSR): Get bits preserved in state->Cpsr.
(ARMul_GetSPSR, ARMul_FixCPSR): Use ARMul_GetCPSR() to
get the full CPSR word.
|
|
|
|
|
|
|
|
|
| |
(SETPSR_F, SETPSR_S, SETPSR_X, SETPSR_C): New macros.
(SETPSR, SET_INTMODE, SETCC): Removed.
* armsupp.c (ARMul_FixCPSR, ARMul_FixSPSR): Do not test bit
mask. Use SETPSR_* to modify PSR.
(ARMul_SetCPSR): Load all bits from value.
* armemu.c (ARMul_Emulate, msr): Do not test bit mask.
|
|
|
|
|
| |
loading, since the offset register may be the destination
register.
|
|
|
|
| |
* armsupp.c (ARMul_SwitchMode): Remove SYSTEMBANK cases.
|
| |
|
| |
|
|
|
|
|
|
| |
2000-06-23 Frank Ch. Eigler <fche@redhat.com>
* cgen-trace.h (TRACE_USEFUL_MASK): Remove TRACE_EVENTS_IDX.
|
|
|
|
|
|
|
| |
2000-06-24 Frank Ch. Eigler <fche@redhat.com>
From Maciej W. Rozycki <macro@ds2.pg.gda.pl>:
* Makefile.in (distclean): Clean cconfig.h also.
|
| |
|
| |
|
| |
|
|
|
|
|
|
|
|
| |
2000-06-20 Frank Ch. Eigler <fche@redhat.com>
* compile.c: Don't include "wait.h".
(sim_resume): Use local SIM_WIFEXITED and SIM_WIFSIGNALED macros
instead of WIF* from host.
|
|
|
|
| |
bits of the offset.
|
| |
|
|
|
|
|
|
| |
2000-06-13 Frank Ch. Eigler <fche@redhat.com>
* compile.c, writecode.c: Correct typo.
|
|
|
|
| |
* compile.c: Fix formatting.
|