summaryrefslogtreecommitdiff
path: root/sim/v850/interp.c
Commit message (Expand)AuthorAgeFilesLines
* sim: sim_{create_inferior,open,parse_args}: constify argv/env slightlyMike Frysinger2016-01-061-3/+3
* sim: parse_args: display getopt error ourselvesMike Frysinger2016-01-031-3/+1
* sim: arm/d10v/h8300/m68hc11/microblaze/mips/mn10300/moxie/sh/v850: convert to...Mike Frysinger2015-12-301-11/+10
* sim: sim-close: unify sim_close logicMike Frysinger2015-11-151-7/+0
* sim: m68hc11/mn10300/v850: delete redundant INLINE definesMike Frysinger2015-06-111-8/+0
* sim: v850: convert to sim-cpuMike Frysinger2015-04-131-6/+25
* sim: m68hc11/mips/mn10300/v850: add basic sim_pc_getMike Frysinger2015-03-241-0/+6
* Fixes problems building the V850 simulator introduced with the previous delta.Nick Clifton2015-02-271-32/+23
* * simops.c (v850_rotl): New function.Nick Clifton2013-01-281-0/+1
* * interp.c (sim_open): Add support for bfd_arch_v850_rh850Nick Clifton2013-01-101-1/+4
* sim: start a unified sim_do_commandMike Frysinger2011-07-051-19/+0
* http://sourceware.org/ml/gdb-patches/2010-11/msg00112.htmlAndrew Burgess2011-01-111-1/+1
* sim: v850: fix build failure after watchpoint constificationMike Frysinger2010-03-301-2/+2
* Add support for v850e1 instructionsNick Clifton2003-09-051-0/+1
* Index: arm/ChangeLogAndrew Cagney2003-02-271-2/+2
* Remove v850ea referencesNick Clifton2002-09-191-11/+0
* Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1999-04-161-0/+360
* Initial creation of sourceware repositoryStan Shebs1999-04-161-357/+0
* Add generic sim-info.c:sim_info() function using module mechanism.Andrew Cagney1998-02-281-21/+17
* Clean up more tracing.Andrew Cagney1997-09-171-172/+78
* Restrict ldsr (load system register) to modifying just non-reserved PSW bits.Andrew Cagney1997-09-161-22/+26
* For v850eq start up with US bit set.Andrew Cagney1997-09-151-6/+7
* Check reserved bits before executing instructions.Andrew Cagney1997-09-121-0/+6
* Add profiling support to v850*.Andrew Cagney1997-09-121-8/+4
* o Wordwrap usage messages from sim-optionsAndrew Cagney1997-09-101-1/+3
* Add multi-sim support to v850/v850e/v850eq simulators.Andrew Cagney1997-09-081-339/+120
* Replace memory model with one from sim/common directory.Andrew Cagney1997-09-041-279/+31
* Pacify gcc-current -Wall.Andrew Cagney1997-09-031-15/+15
* Add real SIM_DESC arg to v850 simulator.Andrew Cagney1997-09-031-193/+179
* Add ABFD argument to sim_create_inferior. Document.Andrew Cagney1997-08-271-2/+6
* Flush defunct sim_kill.Andrew Cagney1997-08-261-7/+0
* Add ABFD argument to sim_open call. Pass through to sim_config soAndrew Cagney1997-08-251-159/+45
* Ref gdb/11763 - can't stop a running simulator:Andrew Cagney1997-04-181-0/+7
* * Makefile.in (SIM_OBJS): Add sim-load.o.David Edelsohn1997-04-171-111/+640
* * gencode.c (write_opcodes): Output hex values for opcode maskStu Grossman1996-09-281-4/+8
* Add tracing support; Fix some problems with hardwired sizesMichael Meissner1996-09-111-9/+20
* * interp.c (hash): Make this an inline functionJeff Law1996-09-101-14/+28
* Fix typpppoJeff Law1996-09-031-1/+1
* * interp.c: OP should be an array of 32bit operands!Jeff Law1996-09-031-13/+13
* * interp.c: Remove various debugging printfs.Jeff Law1996-08-301-15/+0
* * interp.c (hash): Fix.Jeff Law1996-08-301-18/+19
* * interp.c (do_format_4): Get operands correctly andJeff Law1996-08-301-0/+6
* * v850_sim.h: The V850 doesn't have split I&D spaces. ChangeJeff Law1996-08-301-61/+40
* * interp.c (do_format_5): Get operands correctly andJeff Law1996-08-301-1/+7
* * interp.c (do_format_3): Get operands correctly and callJeff Law1996-08-301-0/+5
* * interp.c (hash): Update to be more accurate.Jeff Law1996-08-291-41/+115
* * ChangeLog, Makefile.in, configure, configure.in, v850_sim.h,Jeff Law1996-08-291-0/+423
View Lorry Controller Status