summaryrefslogtreecommitdiff
path: root/sim/mn10300/ChangeLog
Commit message (Expand)AuthorAgeFilesLines
* Import current --enable-gdb-build-warnings.Andrew Cagney2002-06-161-0/+4
* Move include/callback.h and include/remote-sim.h to include/gdb/.Andrew Cagney2002-06-091-0/+6
* *** empty log message ***Jim Blandy2001-05-071-0/+4
* * Makefile.in (idecode.o, op_utils.o, semantics.o, simops.o):Alexandre Oliva2001-04-261-0/+5
* * Makefile.in (simops.o): Add simops.h to dependency list.J.T. Conklin2001-04-151-0/+4
* * am33.igen: Warning clean-up.Alexandre Oliva2000-08-091-0/+9
* Change profiling so that it is enabled by default. Re-generate everything.Andrew Cagney2000-05-241-0/+4
* * am33.igen: Fix leading comments of SP-relative offset insns thatAlexandre Oliva2000-05-221-0/+5
* * mn10300_sim.h (genericAdd, genericSub, genericCmp, genericOr,Alexandre Oliva2000-05-181-0/+8
* * am33.igen (inc4 Rn): Use genericAdd so as to modify flags.Alexandre Oliva2000-04-251-0/+4
* * am33.igen: Make SP-relative offsets unsigned. Add `*am33' forAlexandre Oliva2000-04-091-0/+5
* * build fixFrank Ch. Eigler2000-03-031-0/+4
* import gdb-1999-12-06 snapshotJason Molenda1999-12-071-0/+74
* import gdb-1999-09-08 snapshotStan Shebs1999-09-091-0/+4
* import gdb-1999-07-19 snapshotJason Molenda1999-07-191-0/+4
* import gdb-1999-05-10Stan Shebs1999-05-111-0/+4
* import gdb-19990422 snapshotStan Shebs1999-04-261-0/+25
* Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1999-04-161-0/+815
* Initial creation of sourceware repositoryStan Shebs1999-04-161-883/+0
* Regress yesterday's change to jmp instn implementation in mn10300.igen.Joyce Janczyn1998-08-261-5/+0
* Regress yesterday's change to jmp instruction -- it has deceiving syntax.Joyce Janczyn1998-08-261-0/+5
* * mn10300.igen (OP_F0F4): Need to load contents of register AN0Joyce Janczyn1998-08-251-0/+5
* * sim-main.h (SIM_HANDLES_LMA): Define SIM_HANDLES_LMA.Joyce Janczyn1998-08-241-0/+14
* * am33.igen: Detect cases where two operands must not match inJeff Law1998-07-271-0/+7
* Fri Jul 24 18:15:21 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1998-07-241-0/+10
* * am33.igen (translate_xreg): New function. Use it as needed.Jeff Law1998-07-241-0/+4
* * am33.igen: Add some missing instructions.Jeff Law1998-07-231-0/+2
* * am33.igen: Autoincrement loads/store fixes.Jeff Law1998-07-231-0/+6
* * am33.igen: Add most am33 DSP instructions.Jeff Law1998-07-211-0/+10
* * am33.igen: Fix Z bit for remaining addc/subc instructions.Jeff Law1998-07-091-0/+6
* * mn10300.igen: Fix Z bit for addc and subc instructions.Jeff Law1998-07-091-1/+11
* * am33.igen: Add remaining non-DSP instructions.Jeff Law1998-07-091-0/+4
* * am33.igen (translate_rreg): New function. Use it as appropriate.Jeff Law1998-07-091-0/+2
* * am33.igen: More am33 instructions. Fix "div".Jeff Law1998-07-081-0/+4
* * mn10300.igen: Add am33 support.Jeff Law1998-07-061-0/+2
* * Makefile.in: Use multi-sim to support both a mn10300 and am33Jeff Law1998-07-061-0/+3
* * am33.igen: Add many more am33 instructions.Jeff Law1998-07-061-0/+6
* * am33.igen: New file with some am33 support.Jeff Law1998-07-011-0/+2
* * mn10300_sim.h (FETCH24): Define.Jeff Law1998-07-011-0/+7
* * mn10300_sim.h: Include bfd.hJeff Law1998-06-301-0/+8
* Thu Jun 25 10:12:03 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1998-06-251-0/+12
* Fri Jun 19 11:59:26 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1998-06-191-0/+5
* Thu June 18 14:37:14 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1998-06-181-2/+15
* Tue June 16 09:36:21 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1998-06-161-0/+4
* Updates to dv-mn103iop.c, dv-mn103ser.c and inter.cJoyce Janczyn1998-06-141-0/+5
* Fri June 12 16:24:00 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1998-06-121-0/+6
* Wed June 10 14:34:00 1998 Joyce Janczyn <janczyn@cygnus.com>Joyce Janczyn1998-06-101-0/+8
* Add timer and serial devices (mn103tim and mn103ser), supportJoyce Janczyn1998-06-081-0/+22
* Split out hw-event code. Clean up interface. Update all users.Andrew Cagney1998-05-251-1/+6
* Only enable H/W on some mips targets.Andrew Cagney1998-05-221-0/+4
View Lorry Controller Status