summaryrefslogtreecommitdiff
path: root/sim/erc32/func.c
Commit message (Expand)AuthorAgeFilesLines
* bfd_section_* macrosAlan Modra2019-09-191-5/+5
* Update copyright year range in all GDB files.Joel Brobecker2019-01-011-1/+1
* Update copyright year range in all GDB filesJoel Brobecker2018-01-021-1/+1
* update copyright year range in GDB filesJoel Brobecker2017-01-011-1/+1
* GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker2016-01-011-1/+1
* sim: erc32: restore attributionMike Frysinger2015-05-171-1/+4
* Switch erc32 simulator copyright headers to FSF.Joel Brobecker2015-05-081-20/+14
* sim/erc32: Switched emulated memory to host endian order.Jiri Gaisler2015-04-191-41/+28
* sim/erc32: Fix a few compiler warningsJiri Gaisler2015-03-281-8/+8
* sim: erc32: strip paren from return statementsMike Frysinger2015-03-281-14/+14
* sim/erc32: Removed type mismatch compiler warningsJiri Gaisler2015-03-171-9/+14
* sim/erc32: Added -v command line switch for verbose outputJiri Gaisler2015-03-171-2/+3
* sim/erc32: use SIM_AC_OPTION_HOSTENDIAN to probe for host endianessJiri Gaisler2015-03-161-2/+1
* sim/erc32: Fix incorrect simulator performance reportJiri Gaisler2015-02-211-9/+24
* sim/erc32: Perform pseudo-init if binary linked to non-zero address.Jiri Gaisler2015-02-211-0/+2
* sim/erc32: Disassembly in stand-alone mode did not work.Jiri Gaisler2015-02-211-3/+14
* remove PARAMS from simTom Tromey2014-01-071-10/+10
* [sim] Update old contact info in GPL license noticesJoel Brobecker2012-12-191-2/+1
* Update sim copyright headers from GPLv2-or-later to GPLv3-or-later.Joel Brobecker2012-12-191-1/+1
* * end.c: Include config.h before system header files.Nick Clifton2012-08-161-0/+1
* 2010-04-20 Tiemen Schut <T.Schut@sron.nl>Joel Sherrill2010-05-111-10/+12
* * func.c: Remove ANSI_PROTOTYPES conditional code.Ben Elliston2005-07-081-4/+0
* 2005-03-07 Jerome Guitton <guitton@gnat.com>Jerome Guitton2005-03-071-43/+0
* * build patchFrank Ch. Eigler2000-03-031-1/+1
* Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1999-04-161-0/+1162
* Initial creation of sourceware repositoryStan Shebs1999-04-161-1139/+0
* * interf.c (sim_open): Use revamped memory_read, which makesMark Alexander1998-06-021-122/+293
* New sparc simulator from the ESA.Rob Savoye1996-05-201-0/+968
View Lorry Controller Status