summaryrefslogtreecommitdiff
path: root/sim/d10v
Commit message (Expand)AuthorAgeFilesLines
* Index: sim/frv/ChangeLogAndrew Cagney2003-10-312-1/+6
* 2003-06-22 Andrew Cagney <cagney@redhat.com>Andrew Cagney2003-06-222-36/+31
* Index: gdb/ChangeLogAndrew Cagney2003-05-072-18/+36
* Index: arm/ChangeLogAndrew Cagney2003-02-272-2/+6
* Index: common/ChangeLogAndrew Cagney2002-11-142-0/+7
* * d10v_sim.h (SET_PSW_BIT): Add cast to avoid inverting an enum.Andrew Cagney2002-06-172-1/+5
* Import current --enable-gdb-build-warnings.Andrew Cagney2002-06-162-157/+210
* Fix for transfers across segments.Tom Rix2002-06-152-2/+7
* Move include/callback.h and include/remote-sim.h to include/gdb/.Andrew Cagney2002-06-095-6/+12
* Fix name of enum used in cast (sim_fetch_register, sim_store_register).Andrew Cagney2002-06-082-2/+7
* Use current date in ChangeLog entry.Elena Zannoni2002-06-031-1/+1
* 2002-05-28 Elena Zannoni <ezannoni@redhat.com>Elena Zannoni2002-06-032-1/+7
* Fill-out d10v enum so that there are no ``=''.Andrew Cagney2002-06-012-56/+117
* 2002-05-28 Elena Zannoni <ezannoni@redhat.com>Elena Zannoni2002-05-283-4/+23
* * sim-d10v.h: Delete file. Moved to include/gdb/.Andrew Cagney2002-05-243-2/+8
* Removed a section of code that didn't do anything, but left values inJohn R. Moore2001-08-022-19/+5
* * Makefile.in (simops.o): Add simops.h to dependency list.J.T. Conklin2001-04-152-1/+5
* Change profiling so that it is enabled by default. Re-generate everything.Andrew Cagney2000-05-242-147/+162
* Add missing ChangeLog.Andrew Cagney2000-05-032-1/+25
* Add support for SIGILL (reserved-instruction-exception).Andrew Cagney2000-04-182-2/+12
* * moved misplaced ChangeLog entryFrank Ch. Eigler2000-03-041-0/+5
* When SIM_HAVE_ENVIRONMENT: use sim_set_trace() to enable tracingAndrew Cagney2000-02-223-11/+8
* Report SIGBUS and halt simulation when ld/st detect a misaligned address.Andrew Cagney2000-02-093-34/+80
* import gdb-2000-01-05 snapshotJason Molenda2000-01-064-27/+200
* import gdb-1999-12-06 snapshotJason Molenda1999-12-072-0/+27
* import gdb-1999-11-16 snapshotJason Molenda1999-11-174-312/+707
* import gdb-1999-11-01 snapshotJason Molenda1999-11-022-2/+7
* import gdb-1999-09-21Jason Molenda1999-09-222-7/+5
* import gdb-1999-09-13 snapshotJason Molenda1999-09-133-20/+272
* import gdb-1999-09-08 snapshotStan Shebs1999-09-093-160/+176
* import gdb-1999-05-10Stan Shebs1999-05-112-174/+308
* import gdb-19990422 snapshotStan Shebs1999-04-264-2/+46
* Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1999-04-1611-0/+10212
* Initial creation of sourceware repositoryStan Shebs1999-04-1612-9576/+0
* 1999-01-26 Jason Molenda (jsm@bugshack.cygnus.com)Jason Molenda1999-01-272-868/+1058
* Fix PR 17387: ignore auto increment for loads where the destination registerNick Clifton1998-09-301-0/+10
* * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey1998-04-265-120/+148
* * configure: Regenerated to track ../common/aclocal.m4 changes.Tom Tromey1998-04-243-39/+1786
* * interp.c (struct hash_entry): OPCODE and MASK are unsigned.Andrew Cagney1998-04-241-0/+57
* * configure.in (SIM_AC_OPTION_WARNINGS): Add.Andrew Cagney1998-04-012-0/+8
* Do top level sim-hw module for device tree.Andrew Cagney1998-03-272-34/+136
* Implement "dbt" and "rtd" instructions.Andrew Cagney1998-02-162-15/+40
* Implement separate user (SPU) and interrupt (SPI) stack pointers.Andrew Cagney1998-02-133-0/+15
* Don't abort() when system call is unknown.Andrew Cagney1998-02-112-1/+4
* Ensure zero-hardwired bits in DPSW remain zero.Andrew Cagney1998-02-113-4/+77
* D10v memory map changed. Update.Andrew Cagney1998-02-101-136/+173
* Add config support for the size of the target address and OF cell.Andrew Cagney1998-01-311-0/+4
* Exit status is in r0, not r2Michael Meissner1998-01-261-0/+4
* If DEBUG has 0x20 set, turn traps into batch debuggingMichael Meissner1998-01-251-0/+7
* First round of d10v ABI changesMichael Meissner1998-01-232-68/+78
View Lorry Controller Status