summaryrefslogtreecommitdiff
path: root/sim/d10v/d10v_sim.h
Commit message (Collapse)AuthorAgeFilesLines
* sim: d10v: drop global callback stateMike Frysinger2015-11-151-1/+0
| | | | | Now that we have access to the sim state in all the right places, use existing sim helpers in place of d10v_callback directly.
* sim: d10v: convert to common sim engine logicMike Frysinger2015-11-151-2/+0
| | | | | | Now that we have access to the sim state everywhere, we can convert to the common engine logic for overall processing. This frees us up from tracking exception state ourselves.
* sim: d10v: push down sd/cpu varsMike Frysinger2015-11-151-12/+12
| | | | | | | By itself, this commit doesn't really change anything. It lays the groundwork for using the cpu state in follow up commits, both for engine state and for cpu state. Splitting things up this way so it is easier to see how things have changed.
* sim: d10v: convert to nrunMike Frysinger2015-03-301-4/+6
| | | | | | A lot of cpu state is stored in global variables, as is memory handling. The sim_size support needs unwinding at some point. But at least this is an improvement on the status quo.
* remove PARAMS from simTom Tromey2014-01-071-8/+8
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This removes the last uses of PARAMS from sim. 2014-01-06 Tom Tromey <tromey@redhat.com> * README-HACKING: Don't use PARAMS. * arm/wrapper.c: Don't use PARAMS. * bfin/sim-main.h: Don't use PARAMS. * common/callback.c: Don't use PARAMS. * common/cgen-trace.c: Don't use PARAMS. * common/run-sim.h: Don't use PARAMS. * common/run.c: Don't use PARAMS. * common/sim-base.h: Don't use PARAMS. * common/sim-load.c: Don't use PARAMS. * common/sim-options.h: Don't use PARAMS. * common/sim-trace.c: Don't use PARAMS. * common/sim-trace.h: Don't use PARAMS. * common/sim-utils.h: Don't use PARAMS. * cr16/cr16_sim.h: Don't use PARAMS. * cr16/gencode.c: Don't use PARAMS. * cr16/interp.c: Don't use PARAMS. * cr16/simops.c: Don't use PARAMS. * d10v/d10v_sim.h: Don't use PARAMS. * d10v/gencode.c: Don't use PARAMS. * d10v/interp.c: Don't use PARAMS. * d10v/simops.c: Don't use PARAMS. * erc32/erc32.c: Don't use PARAMS. * erc32/exec.c: Don't use PARAMS. * erc32/float.c: Don't use PARAMS. * erc32/func.c: Don't use PARAMS. * erc32/sis.c: Don't use PARAMS. * erc32/sis.h: Don't use PARAMS. * mips/interp.c: Don't use PARAMS. * mips/sim-main.h: Don't use PARAMS. * sh/interp.c: Don't use PARAMS. * v850/sim-main.h: Don't use PARAMS. * v850/v850_sim.h: Don't use PARAMS.
* * d10v_sim.h (SET_PSW_BIT): Add cast to avoid inverting an enum.Andrew Cagney2002-06-171-1/+1
|
* Move include/callback.h and include/remote-sim.h to include/gdb/.Andrew Cagney2002-06-091-2/+2
| | | | Update accordingly.
* 2002-05-28 Elena Zannoni <ezannoni@redhat.com>Elena Zannoni2002-06-031-1/+1
| | | | | | From Jason Eckhardt <jle@redhat.com> * d10v_sim.h (INC_ADDR): Correctly handle the case where MOD_E is less than MOD_S (post-decrement).
* Report SIGBUS and halt simulation when ld/st detect a misaligned address.Andrew Cagney2000-02-091-0/+1
|
* import gdb-2000-01-05 snapshotJason Molenda2000-01-061-1/+2
|
* import gdb-1999-11-16 snapshotJason Molenda1999-11-171-15/+48
|
* Initial creation of sourceware repositorygdb-4_18-branchpointStan Shebs1999-04-161-0/+452
|
* Initial creation of sourceware repositoryStan Shebs1999-04-161-244/+0
|
* Implement separate user (SPU) and interrupt (SPI) stack pointers.Andrew Cagney1998-02-131-0/+5
|
* Ensure zero-hardwired bits in DPSW remain zero.Andrew Cagney1998-02-111-1/+4
|
* Fix typo, REP_S was refering to REP_E register.Andrew Cagney1997-12-081-1/+1
| | | | Add test.
* For "trap", IBT and RIE exceptions, mask all PSW.SM. NB: SteppingAndrew Cagney1997-12-081-10/+50
| | | | | | through an exception may not work correctly. For GDB reads/writes to the control registers, ensure the cpu state is updated correctly.
* Add DM (bit 4) to PSW. See 7-1 for more info.Andrew Cagney1997-12-041-0/+1
| | | | Test.
* * d10v_sim.h (SEXT56): Define.Andrew Cagney1997-12-031-48/+28
| | | | | | | * simops.c (OP_4201): For "rac", sign extend 56 bit value before it is shifted. * d10v_sim.h (MAX32, MIN32, MASK32, MASK40): Re-define using SIGNED64 macro.
* Fix -t option to work with memory mapping; Print PC in some error messagesMichael Meissner1996-10-301-0/+6
|
* Tue Oct 29 12:13:52 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1996-10-291-9/+22
| | | | | | | | | | | | | | | | | | | | | | | | * interp.c (sim_size): Now allocates unified memory for imap segments 0,1,2, and 127. Initializes imap0 and imap1 to 0x1000. Initializes dmap to 0. (sim_write): Just call xfer_mem(). (sim_read): Just call xfer_mem(). (xfer_mem): New function. Does appropriate memory mapping and copies bytes. (dmem_addr): New function. Reads dmap register and translates data addresses to local addresses. (pc_addr): New function. Reads imap register and computes local address corresponding to contents of the PC. (sim_resume): Change to use pc_addr(). (sim_create_inferior): Change reinitialization code. Also reinitializes imap[01] and dmap. (sim_fetch_register): Add fake registers 32,33,34 for imap0, imap1, and dmap. (sim_store_register): Add fake registers 32,33,34 for imap0, imap1, and dmap. * simops.c (MEMPTR): Redefine to use dmem_addr(). (OP_5F00): Replace references to STate.imem with dmem_addr(). * d10v-sim.h (State): Remove mem_min and mem_max. Add umem[128]. (RB,SW,RW,SLW,RLW): Redefine to use dmem_addr(). (IMAP0,IMAP1,DMAP,SET_IMAP,SET_IMAP1,SET_DMAP): Define.
* Provide better statistics, particularly for doing VLIW work; Fix ldb to ↵Michael Meissner1996-10-221-8/+19
| | | | correctly sign extend
* Make read/write memory functions inlinedMichael Meissner1996-10-161-6/+6
|
* Make read/write memory functions inlinedMichael Meissner1996-10-161-17/+19
|
* More debug support; Enable -t/-v to work correctly; Add --enable-sim-cflags ↵Michael Meissner1996-09-041-10/+43
| | | | configure switch
* Enhance debug supportMichael Meissner1996-09-041-0/+24
|
* Wed Aug 28 17:33:19 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1996-08-291-9/+26
| | | | * Makefile.in, d10v_sim.h, interp.c: Fix byte-order problems.
* Mon Aug 26 18:30:28 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1996-08-271-2/+7
| | | | | | * d10v_sim.h (SEXT32): Added. * interp.c: Commented out printfs. * simops.c: Fixed error in sb and st2w.
* Fri Aug 2 17:44:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1996-08-031-4/+4
| | | | * d10v_sim.h, simops.c: Snapshot
* Thu Aug 1 17:05:24 1996 Martin M. Hunt <hunt@pizza.cygnus.com>Martin Hunt1996-08-021-0/+104
* ChangeLog, Makefile.in, configure, configure.in, d10v_sim.h, gencode.c, interp.c, simops.c: Created.
View Lorry Controller Status