summaryrefslogtreecommitdiff
path: root/sim/common
Commit message (Expand)AuthorAgeFilesLines
* sim: trace: add support for disassemblingMike Frysinger2016-01-053-1/+119
* sim: use STATE_MAGIC helperMike Frysinger2016-01-042-1/+5
* sim: unify min/max macrosMike Frysinger2016-01-045-9/+17
* sim: parse_args: polish getopt error messageMike Frysinger2016-01-042-1/+5
* sim: punt x86-specific bswap logicMike Frysinger2016-01-045-55/+12
* sim: parse_args: display getopt error ourselvesMike Frysinger2016-01-032-1/+33
* sim: clean up some more device detritusMike Frysinger2016-01-033-4/+5
* sim: use libiberty countargv in more placesMike Frysinger2016-01-032-2/+6
* sim: nrun: use lbasenameMike Frysinger2016-01-032-5/+9
* sim: drop host endian configure optionMike Frysinger2016-01-0310-87/+295
* sim: convert to bfd_endianMike Frysinger2016-01-0312-244/+125
* sim: delete dead current_state globalsMike Frysinger2016-01-024-32/+6
* GDB copyright headers update after running GDB's copyright.py script.Joel Brobecker2016-01-01113-113/+113
* sim: simplify STATE_MY_NAME setupMike Frysinger2015-12-302-3/+6
* sim: unify sim-hloadMike Frysinger2015-12-272-0/+5
* sim: punt WITH_DEVICES & tconfig.h supportMike Frysinger2015-12-269-108/+22
* sim: sim-core: pass down cpu to hw accesses when availableMike Frysinger2015-12-262-10/+41
* sim: hw-properties: delete trace callsMike Frysinger2015-12-252-4/+8
* sim: drop WITH_ENGINE defineMike Frysinger2015-12-253-15/+5
* sim: sim-model: build for everyoneMike Frysinger2015-12-2510-20/+42
* sim: move MACH/MODEL types into SIM_xxx namespaceMike Frysinger2015-12-254-27/+34
* sim: device_error: puntMike Frysinger2015-12-254-29/+16
* sim: always enable callback memoryMike Frysinger2015-12-254-13/+13
* sim: dv-pal: always use CPU_INDEXMike Frysinger2015-12-252-5/+7
* sim: make LMA loading the default for all targetsMike Frysinger2015-12-242-9/+7
* sim: cris: move option install to sim_openMike Frysinger2015-12-242-4/+4
* sim: h8300: move h8300-specific options out of common codeMike Frysinger2015-12-242-29/+7
* sim: enable watchpoint module everywhereMike Frysinger2015-12-242-2/+5
* sim: delete SIM_HAVE_FLATMEM supportMike Frysinger2015-12-244-51/+9
* sim: delete SIM_HAVE_SIMCACHEMike Frysinger2015-12-242-6/+4
* sim: common: set up CPPFLAGS/CXXFLAGS/LDFLAGS from configure [PR sim/18762]Mike Frysinger2015-11-222-0/+8
* sim: sim_do_commandf: fix call to va_end [PR sim/19273]Mike Frysinger2015-11-222-2/+13
* sim: common: add PRI printf definesMike Frysinger2015-11-222-0/+28
* sim: always enable modulo memoryMike Frysinger2015-11-174-29/+14
* sim: sim-close: use XCONCAT2 helperMike Frysinger2015-11-172-3/+6
* sim: sim-stop/sim-reason/sim-reg: move to common obj listMike Frysinger2015-11-162-0/+8
* sim: sim-close: unify sim_close logicMike Frysinger2015-11-153-0/+63
* [PATCH] Add micromips support to the MIPS simulatorAndrew Bennett2015-09-252-0/+10
* Remove leading/trailing white spaces in ChangeLogH.J. Lu2015-07-241-160/+160
* sim: trace: drop unused trace_one_insnMike Frysinger2015-06-243-98/+5
* sim: trace: rename debug_printf fullyMike Frysinger2015-06-243-5/+10
* sim: trace: add a basic cpu register classMike Frysinger2015-06-243-12/+44
* sim: trace: add set of system helpersMike Frysinger2015-06-242-0/+28
* sim: trace: document alu/fpu/vpu trace options betterMike Frysinger2015-06-243-7/+14
* sim: common: replace SIM_FILTER_PATH with lbasenameMike Frysinger2015-06-233-26/+16
* sim: use AS_HELP_STRING everywhereMike Frysinger2015-06-233-31/+81
* sim: trace: do not enable internal debug by defaultMike Frysinger2015-06-232-2/+6
* sim: assume recentish compiler/systemsMike Frysinger2015-06-233-26/+5
* sim: common: add basic model assertMike Frysinger2015-06-212-0/+5
* sim: common: use standard intXX_t types for signedXXMike Frysinger2015-06-212-82/+27
View Lorry Controller Status