summaryrefslogtreecommitdiff
path: root/sim/aarch64
Commit message (Expand)AuthorAgeFilesLines
...
* sim: use -Werror when probing for supported warning flagsSimon Marchi2021-04-212-1/+5
* sim: switch to AC_CHECK_HEADERS_ONCEMike Frysinger2021-04-181-52/+47
* sim: switch to AC_CHECK_FUNCS_ONCE & merge a littleMike Frysinger2021-04-182-25/+52
* sim: cgen: move cgen_cpu_max_extra_bytes logic into the common codeMike Frysinger2021-04-122-1/+5
* Aarch64 sim fix for gcc-10 miscompilation.Jim Wilson2021-04-072-2/+8
* sim: unify toolchain settingsMike Frysinger2021-04-023-153/+162
* sim: set up build-time compiler settingsMike Frysinger2021-02-281-9/+10
* sim: use AC_CHECK_TOOL to find arMike Frysinger2021-02-281-3/+93
* sim: require AC_PROG_CPP explicitlyMike Frysinger2021-02-282-140/+145
* sim: common: split up acinclude.m4 into individual m4 filesMike Frysinger2021-02-214-11/+34
* sim: switch to AC_CONFIG_MACRO_DIRSMike Frysinger2021-02-134-1834/+35
* sim: common: switch AC_CONFIG_HEADERSMike Frysinger2021-02-061-3/+2
* sim: drop use of bfd/configure.hostMike Frysinger2021-02-062-7/+15
* sim: clean up C11 header includesMike Frysinger2021-01-113-16/+35
* sim: clean up stale AC_PREREQ refsMike Frysinger2021-01-091-14/+3
* sim: enable -Werror by default for some archesMike Frysinger2021-01-092-5/+7
* sim: require a C11 compilerMike Frysinger2021-01-082-13/+57
* sim: update bug URI to https://Mike Frysinger2021-01-042-1/+5
* Update copyright year range in all GDB filesJoel Brobecker2021-01-0111-11/+11
* sim/aarch64: Fix register ordering bug in blr (PR sim/25318)Carlo Bramini2020-02-062-4/+9
* Update copyright year range in all GDB files.Joel Brobecker2020-01-0111-11/+11
* sim: fix aarch64 sim buildAndrew Burgess2019-03-283-0/+7
* Update copyright year range in all GDB files.Joel Brobecker2019-01-0111-11/+11
* Bump to autoconf 2.69 and automake 1.15.1Simon Marchi2018-06-194-544/+614
* config: Sync with GCCSimon Marchi2018-06-181-14/+18
* Update copyright year range in all GDB filesJoel Brobecker2018-01-0211-11/+11
* Honor an existing CC_FOR_BUILD in the environment for sim.John Baldwin2017-09-062-7/+15
* Fix ldn/stn multiple instructions. Fix testcases with unaligned data.Jim Wilson2017-04-222-188/+113
* Add support for fcvtl and fcvtl2.Jim Wilson2017-04-082-0/+51
* Support the fcmXX zero instructions.Jim Wilson2017-04-082-0/+151
* Fix bug with cmn/adds where C flag was incorrectly set.Jim Wilson2017-03-252-1/+6
* Fix umulh and smulh bugs. Fix bugs in last week's sumov.s testsuite.Jim Wilson2017-03-032-4/+21
* Add missing smov support, and clean up existing umov support.Jim Wilson2017-02-252-75/+134
* Add missing cnt (popcount) instruction support.Jim Wilson2017-02-252-0/+57
* Fix for aarch64 sim sxtl/uxtl insns, plus another fix for addv.Jim Wilson2017-02-192-17/+31
* Add self to aarch64 maintainers. Fix mla instruction.Jim Wilson2017-02-142-49/+18
* Fix bit/bif instructions.Jim Wilson2017-02-142-10/+14
* Add ldn/stn single support, fix ldnr support.Jim Wilson2017-02-142-269/+294
* Add support for cmtst.Jim Wilson2017-01-232-0/+5
* Fixes for addv and xtn2 instructions.Jim Wilson2017-01-172-31/+24
* Fix problems with the implementation of the uzp1 and uzp2 instructions.Jim Wilson2017-01-092-17/+55
* Five fixes, for fcsel, fcvtz, fminnm, mls, and non-widening mul.Jim Wilson2017-01-043-33/+71
* update copyright year range in GDB filesJoel Brobecker2017-01-0111-11/+11
* Fix bugs with float compare and Inf operands.Jim Wilson2016-12-212-0/+34
* Fix aarch64 sim bug with adds64, and add testcases for last 3 bug fixes.Jim Wilson2016-12-132-36/+21
* Fix bugs with tbnz/tbz instructions.users/ARM/embedded-binutils-master-2016q4Jim Wilson2016-12-032-3/+8
* Fix typo in ChangeLog entry.Jim Wilson2016-12-011-1/+1
* Fix bug with FP stur instructions.Jim Wilson2016-12-012-6/+11
* sim: unify symbol table handlingMike Frysinger2016-08-156-38/+38
* Undo the previous change to the aarch64 sim - exporting aarch64_step() - and ...Nick Clifton2016-08-123-9/+19
View Lorry Controller Status