summaryrefslogtreecommitdiff
path: root/opcodes
Commit message (Expand)AuthorAgeFilesLines
...
* x86-64: Properly encode and decode movsxdH.J. Lu2020-01-274-6/+108
* AArch64: Fix cfinv disassembly issuesTamar Christina2020-01-275-1278/+1293
* x86: improve handling of insns with ambiguous operand sizesJan Beulich2020-01-213-2/+7
* x86: VCVTNEPS2BF16{X,Y} should permit broadcastingJan Beulich2020-01-213-8/+15
* Updated translations for various binutils sub-directoriesNick Clifton2020-01-204-1053/+1365
* ubsan: hppa: negation of -2147483648Alan Modra2020-01-202-1/+5
* ubsan: arm: out of bounds array accessAlan Modra2020-01-202-1/+5
* Update version to 2.34.50. Regenerate configure and .pot files.Nick Clifton2020-01-183-38/+43
* Add markers for 2.34 branch to the NEWS files and ChangeLogs.Nick Clifton2020-01-181-0/+4
* Fix spelling errorsChristian Biesinger2020-01-172-1/+5
* x86: Add {vex} pseudo prefixH.J. Lu2020-01-173-0/+18
* [binutils][arm] PR25376 Change MVE into a CORE_HIGH featureAndre Vieira2020-01-162-232/+248
* x86: drop stale Vec_Imm4 related commentJan Beulich2020-01-162-2/+4
* x86: add a few more missing VexWIGJan Beulich2020-01-163-8/+14
* x86: VPEXTRQ/VPINSRQ are unavailable outside of 64-bit modeJan Beulich2020-01-163-20/+28
* tic4x disassembly static variablesAlan Modra2020-01-162-31/+54
* Fix various assembler testsuite failures for the Z80 target.Sergey Belyashov2020-01-142-1/+7
* ubsan: z8k: left shift cannot be represented in type 'int'Alan Modra2020-01-142-8/+13
* Add an option to objdump's disassembler to generate ascii art diagrams showin...Thomas Troeger2020-01-133-4/+113
* [ARC][committed] Code cleanup and improvements.Claudiu Zissulescu2020-01-132-1/+5
* [ARC] [COMMITTED] Change ACCL/ACCH reg name to generic.Claudiu Zissulescu2020-01-132-1/+6
* asan: ns32k: wild memory writeAlan Modra2020-01-132-6/+10
* ubsan: wasm32: signed integer overflowAlan Modra2020-01-132-209/+243
* score formattingAlan Modra2020-01-133-812/+808
* ubsan: score: left shift of negative valueAlan Modra2020-01-133-24/+31
* tic4x: sign extension using shiftsAlan Modra2020-01-132-2/+5
* ubsan: fr30: left shift of negative valueAlan Modra2020-01-132-5/+9
* ubsan: xgate: left shift of negative valueAlan Modra2020-01-132-8/+13
* ubsan: tilepro: signed integer overflowAlan Modra2020-01-103-11/+10
* ubsan: m10300: shift exponent -4Alan Modra2020-01-103-30/+24
* Fix the cast used to prevent compile time warning about an always false test.Nick Clifton2020-01-092-1/+6
* Fix compile time warnings about comparisons always being false.Sergey Belyashov2020-01-092-7/+13
* x86: SYSENTER/SYSEXIT are unavailable in 64-bit mode on AMDJan Beulich2020-01-094-10/+61
* ubsan: z8k: index 10 out of bounds for type 'unsigned int const[10]'Alan Modra2020-01-084-11/+26
* [ARC] Add finer details for LLOCK and SCONDShahab Vahedi2020-01-072-21/+30
* ubsan: m32c: left shift of negative valueAlan Modra2020-01-062-61/+65
* PR25344, z80 disassembler recursionAlan Modra2020-01-062-29/+40
* ubsan: m32r: left shift of negative valueAlan Modra2020-01-042-3/+7
* ubsan: cr16: left shift cannot be represented in type 'int'Alan Modra2020-01-042-2/+5
* ubsan: crx: left shift cannot be represented in type 'int'Alan Modra2020-01-042-1/+5
* ubsan: d30v: left shift cannot be represented in type 'int'Alan Modra2020-01-042-12/+10
* Arm64: correct address index operands for LD1RO{H,W,D}Jan Beulich2020-01-032-7/+12
* Arm64: correct {su,us}dot SIMD encodingsJan Beulich2020-01-032-3/+8
* Arm64: correct uzp{1,2} mnemonicsJan Beulich2020-01-033-4/+10
* Arm64: correct 64-bit element fmmla encodingJan Beulich2020-01-033-46/+52
* Add support for the GBZ80, Z180, and eZ80 variants of the Z80 architecure. A...Sergey Belyashov2020-01-023-532/+878
* Re: Update year range in copyright notice of binutils filesAlan Modra2020-01-011-0/+4
* Update year range in copyright notice of binutils filesAlan Modra2020-01-01275-279/+279
* ChangeLog rotationAlan Modra2020-01-012-2444/+2458
* Re: Usage of unitialized heap in tic4x_print_condAlan Modra2019-12-302-1/+6
View Lorry Controller Status