summaryrefslogtreecommitdiff
path: root/opcodes
Commit message (Expand)AuthorAgeFilesLines
...
* Add MIPS32 DSPr3 support.Matthew Fortune2016-05-113-2/+11
* Enable Intel RDPID instruction.Alexander Fomin2016-05-107-5308/+5365
* Use getters/setters to access ARM branch typeThomas Preud'homme2016-05-102-4/+11
* Add support for ARMv8-M security extensions instructionsThomas Preud'homme2016-05-102-1/+29
* opcodes,gas: sparc: fix mnemonic of faligndataiJose E. Marchesi2016-05-092-4/+7
* Regenerate configureAlan Modra2016-05-091-7/+10
* [ARC] Add SYNTAX_NOP and SYNTAX_1OP for extension instructionsClaudiu Zissulescu2016-05-043-7/+66
* Fix generation of AArhc64 instruction table.Szabolcs Nagy2016-05-035-6/+17
* Add support to AArch64 disassembler for verifying instructions. Add verifier...Nick Clifton2016-04-285-1332/+1239
* Skip if size of bfd_vma is smaller than address sizeH.J. Lu2016-04-232-0/+14
* update many old style function definitionsTrevor Saunders2016-04-2021-141/+98
* opcodes/arc: Add yet more nps instructionsAndrew Burgess2016-04-193-23/+246
* opcodes/arc: Add more nps instructionsAndrew Burgess2016-04-192-0/+23
* Regenerate Makefile.in/aclocal.m4 automake 1.11.6H.J. Lu2016-04-153-45/+104
* arc/nps400 : New cmem instructions and associated relocationAndrew Burgess2016-04-143-0/+42
* opcodes/arc: Move instruction length logic to new functionAndrew Burgess2016-04-142-13/+50
* Fix disassembly of the V850's LD.BU instruction.Nick Clifton2016-04-132-2/+8
* Add support for .extCondCode, .extCoreRegister and .extAuxRegister.Claudiu Zissulescu2016-04-125-437/+543
* Update ARC instruction data-base.Claudiu Zissulescu2016-04-122-0/+10
* Add support for .extInstruction pseudo-op.Claudiu Zissulescu2016-04-125-142/+554
* MIPS/opcodes: Fix undecoded MIPS16 extended instruction bit disassemblyMaciej W. Rozycki2016-04-112-2/+9
* arc/nps400: Add new instructionsAndrew Burgess2016-04-073-0/+73
* gas/arc: Handle multiple arc_opcode chains for same mnemonicAndrew Burgess2016-04-072-1/+35
* arc/nps400: Add additional instructionsAndrew Burgess2016-04-053-2/+241
* [ARC] Fix support for double assist instructions.Claudiu Zissulescu2016-04-054-1064/+1077
* [ARM] Add ARMv8.2 FP16 vmul/vmla/vmls (by scalar)Jiong Wang2016-04-052-6/+22
* opcodes: Fix date in ChangeLog entryAndrew Burgess2016-03-311-1/+1
* opcodes/arc/nps: Fix some operand flagsAndrew Burgess2016-03-312-2/+7
* enable -Wwrite-strings for gasTrevor Saunders2016-03-311-2/+18
* opcodes/arc: Comment and whitespace fixes in opcode tableAndrew Burgess2016-03-302-6/+13
* [ARC] Cleanup AUX register names.Claudiu Zissulescu2016-03-302-27/+13
* [ARC] Fix typo in extension instruction name.Claudiu Zissulescu2016-03-292-1/+5
* [ARC] Add support for Quarkse opcodes.Claudiu Zissulescu2016-03-295-6/+130
* More -Wstack-usage warnings: opcodes/aarch64-*Jan Kratochvil2016-03-243-7/+11
* sparc: reorder wr instructions in sparc_opcodes to fix diagnosticsJose E. Marchesi2016-03-242-6/+11
* Add -Wstack-usage to the gcc warning flags list, but only if using a sufficie...Nick Clifton2016-03-222-1/+23
* arc/nps400: Add first nps400 instructionsAndrew Burgess2016-03-213-0/+173
* arc/opcodes: Use flag operand class to handle multiple flag matchesAndrew Burgess2016-03-212-25/+31
* arc: Add nps400 machine type, and assembler flag.Andrew Burgess2016-03-212-0/+8
* arc/gas: default mach is arc700, initialised in md_beginAndrew Burgess2016-03-212-3/+4
* Remove use of alloca.Nick Clifton2016-03-212-2/+3
* Fix the disassembly of the AArch64's OOR instruction as a MOV instruction.Nick Clifton2016-03-182-1/+7
* [ARM] Support ARMv8.2 FP16 simd instructionsJiong Wang2016-03-162-23/+85
* Add const qualifiers at various places.Trevor Saunders2016-03-075-7/+15
* Regenerate or1k opcodes fileAlan Modra2016-03-032-3/+4
* Regenerate rl78 opcodes fileAlan Modra2016-03-022-2/+3
* Fix shift left warning at sourceAlan Modra2016-03-022-1/+5
* Fix typo in print_insn_rl78_common function.Nick Clifton2016-03-012-1/+7
* [OPCODES][ARM][1/3]Add armv8.2 fp16 instruction dissembler support.Renlin Li2016-02-242-4/+92
* [OPCODES][ARM]Fix mask for a few coprocessor opcodes.Renlin Li2016-02-242-8/+13
View Lorry Controller Status