summaryrefslogtreecommitdiff
path: root/opcodes
Commit message (Expand)AuthorAgeFilesLines
* Fix buffer underrun in i386-dis.c.Roland McGrath2014-01-092-1/+7
* Update copyright year to 2014H.J. Lu2014-01-082-2/+6
* New Year - binutils ChangeLog rotationH.J. Lu2014-01-082-1352/+1366
* * nds32-asm.c (parse_operand): Fix out-of-range integer constant.Maciej W. Rozycki2014-01-062-1/+5
* Add system register and embedded debug register support.Kuan-Lin Chen2013-12-183-6/+147
* Properly handle ljmp/lcall with invalid MODRM byteMichael Zolotukhin2013-12-172-2/+19
* Add support to show the symbolic names of the MIPS CP1 registers.Andrew Bennett2013-12-162-39/+115
* Range of element index is too large on MIPS MSA element selection instructions.Andrew Bennett2013-12-163-56/+67
* 2013-12-13 Jan-Benedict Glaw <jbglaw@lug-owl.de>Jan-Benedict Glaw2013-12-132-2/+6
* Add support for Andes NDS32:Kuan-Lin Chen2013-12-1310-0/+3257
* * s390-mkopc.c (dumpTable): Provide a format string to printf soNick Clifton2013-12-052-2/+8
* gas/testsuite/Yufeng Zhang2013-11-202-5/+9
* 2013-11-19 Catherine Moore <clm@codesourcery.com>Catherine Moore2013-11-193-57/+64
* Revert "Add support for AArch64 trace unit registers."Yufeng Zhang2013-11-182-236/+12
* gas/Yufeng Zhang2013-11-152-0/+244
* MIPS/opcodes: Add MFCR and MTCR data dependenciesMaciej W. Rozycki2013-11-152-2/+7
* Fix ChangeLog entries from earlier commit.Catherine Moore2013-11-111-0/+11
* 2013-11-11 Catherine Moore <clm@codesourcery.com>Catherine Moore2013-11-112-90/+90
* Remove CpuNop from CPU_K6_2_FLAGSH.J. Lu2013-11-083-2/+8
* gas/Yufeng Zhang2013-11-052-310/+330
* gas/Yufeng Zhang2013-11-057-35/+68
* opcodes/Yufeng Zhang2013-11-052-4/+19
* S/390: Disassemble 31-bit binaries with "zarch" opcode set by defaultAndreas Arnez2013-10-302-11/+6
* Fix neon vshll disassembly.Ramana Radhakrishnan2013-10-152-3/+7
* 2013-10-14 Chao-ying Fu <Chao-ying.Fu@imgtec.com>Chao-ying Fu2013-10-144-2/+1188
* 2013-10-13 Sandra Loosemore <sandra@codesourcery.com>Sandra Loosemore2013-10-142-2/+7
* Only allow 32-bit/64-bit registers for bndcl/bndcu/bndcnH.J. Lu2013-10-124-24/+82
* * Removed short_hand field from opcode table andSean Keys2013-10-113-228/+209
* opcodes/Roland McGrath2013-10-112-20/+33
* opcodes/Roland McGrath2013-10-103-13/+24
* opcodes/Roland McGrath2013-10-102-3/+8
* opcodes/Jan Beulich2013-10-083-26/+33
* 2013-10-07 Chao-ying Fu <Chao-ying.Fu@imgtec.com>Chao-ying Fu2013-10-072-4/+8
* Add Size64 to movq/vmovq with Reg64 operandH.J. Lu2013-09-303-16/+21
* Add AMD bdver4 support.Saravanan Ekanathan2013-09-303-0/+13
* * libtool.m4 (_LT_ENABLE_LOCK <ld -m flags>): Remove non-canonicalAlan Modra2013-09-202-5/+15
* opcodes/Richard Sandiford2013-09-172-1/+5
* PR gas/15914Nick Clifton2013-09-042-3/+24
* 2013-09-02 Andreas Krebbel <Andreas.Krebbel@de.ibm.com>Andreas Krebbel2013-09-022-3/+9
* * aarch64-opc.c (aarch64_logical_immediate_p): Return FALSE if theNick Clifton2013-08-282-1/+7
* opcodes/Maciej W. Rozycki2013-08-232-3/+6
* PR binutils/15834Nick Clifton2013-08-234-5/+12
* include/opcode/Richard Sandiford2013-08-193-6/+17
* include/opcode/Richard Sandiford2013-08-196-13/+41
* Remove PREFIX_EVEX_0F3A3E and PREFIX_EVEX_0F3A3FH.J. Lu2013-08-193-16/+8
* opcodes/Richard Sandiford2013-08-062-0/+6
* * sparc-opc.c (v9andleon): Fix thinko.Eric Botcazou2013-08-051-2/+2
* gas/Eric Botcazou2013-08-053-13/+38
* include/opcode/Richard Sandiford2013-08-043-16/+248
* include/opcode/Richard Sandiford2013-08-033-13/+21