summaryrefslogtreecommitdiff
path: root/opcodes
Commit message (Expand)AuthorAgeFilesLines
* Update year range in copyright notice of all files.Alan Modra2017-01-02275-278/+282
* ChangeLog rotationAlan Modra2017-01-022-2167/+2181
* Fix riscv breakageAlan Modra2016-12-312-0/+6
* PRU Opcode PortDimitar Dimitrov2016-12-319-1/+548
* Return 'int' rather than 'unsigned short' in avrdis_opcodeYao Qi2016-12-292-6/+23
* Check bfd support for bfd_mips_elf_get_abiflags in mips make ruleAlan Modra2016-12-287-132/+38
* MIPS16: Add ASMACRO instruction supportMaciej W. Rozycki2016-12-232-0/+15
* MIPS16: Simplify extended operand handlingMaciej W. Rozycki2016-12-233-20/+25
* MIPS16: Reassign `0' and `4' operand codesMaciej W. Rozycki2016-12-232-15/+22
* MIPS16: Handle non-extensible instructions correctlyMaciej W. Rozycki2016-12-233-68/+86
* MIPS16: Remove "extended" BREAK/SDBBP handlingMaciej W. Rozycki2016-12-232-2/+6
* MIPS16/GAS: Disallow EXTEND delay-slot schedulingMaciej W. Rozycki2016-12-232-1/+6
* opcodes: Use autoconf to check for `bfd_mips_elf_get_abiflags' in BFDMaciej W. Rozycki2016-12-238-12/+150
* Bump version to 2.28.51Tristan Gingold2016-12-232-10/+14
* Regenerate pot files.Tristan Gingold2016-12-232-372/+640
* ChangeLog formatting fixesAlan Modra2016-12-221-1/+1
* Avoid creating symbol table entries for registersAndrew Waterman2016-12-222-2/+6
* MIPS16/opcodes: Respect ISA and ASE in disassemblyMaciej W. Rozycki2016-12-202-1/+11
* MIPS16: Switch to 32-bit opcode table interpretationMaciej W. Rozycki2016-12-203-81/+90
* MIPS16/opcodes: Correct 64-bit macros' ISA membershipMaciej W. Rozycki2016-12-202-6/+12
* MIPS16/opcodes: Correct I64/SDRASP opcode's ISA membershipMaciej W. Rozycki2016-12-202-1/+7
* Correct assembler mnemonic for RISC-V aqrl AMOsAndrew Waterman2016-12-202-22/+27
* Fix disassembly of RISC-V CSR instructions under -Mno-aliasesAndrew Waterman2016-12-202-22/+27
* Add canonical JALR for RISC-VAndrew Waterman2016-12-202-0/+8
* Re-work RISC-V gas flags: now we just support -mabi and -marchAndrew Waterman2016-12-202-2/+11
* Formatting changes for RISC-VAndrew Waterman2016-12-202-8/+10
* Add opcodes RISC-V dependenciesAlan Modra2016-12-204-0/+14
* MIPS/opcodes: Only examine ELF file structures if SYMTAB_AVAILABLEMaciej W. Rozycki2016-12-192-1/+6
* MIPS/opcodes: Only call `bfd_mips_elf_get_abiflags' if BFD64Maciej W. Rozycki2016-12-192-2/+14
* Fix compile time warning building arm-dis.cNick Clifton2016-12-162-2/+7
* MIPS/opcodes: Also set disassembler's ASE flags from ELF structuresMaciej W. Rozycki2016-12-142-2/+48
* MIPS/opcodes: Reorder ELF file header flag handling in disassemblerMaciej W. Rozycki2016-12-142-13/+18
* MIPS16: Fix SP-relative SD instruction annotationMaciej W. Rozycki2016-12-142-2/+7
* MIPS16/opcodes: Fix and clarify MIPS16e commentaryMaciej W. Rozycki2016-12-142-4/+9
* [Binutils][AARCH64]Remove Cn register for coprocessor CRn, CRm fieldRenlin Li2016-12-136-25/+29
* Handle memory error in print_insn_rxYao Qi2016-12-122-4/+36
* Handle memory error in print_insn_rl78_commonYao Qi2016-12-122-4/+36
* MIPS16: Remove unused `>' operand codeMaciej W. Rozycki2016-12-092-2/+4
* MIPS16/opcodes: Use hexadecimal interpretation for the `e' operand codeMaciej W. Rozycki2016-12-092-1/+6
* MIPS16/opcodes: Reformat raw EXTEND and undecoded outputMaciej W. Rozycki2016-12-092-4/+11
* MIPS16/opcodes: Fix off-by-one indentation in `print_mips16_insn_arg'Maciej W. Rozycki2016-12-082-30/+35
* MIPS16/opcodes: Fix PC-relative operation delay-slot adjustmentMaciej W. Rozycki2016-12-082-6/+16
* AArch64/opcodes: Correct another `index' global shadowing errorMaciej W. Rozycki2016-12-082-8/+13
* Fix crash when disassembling invalid range on powerpc vleLuis Machado2016-12-082-1/+5
* MIPS/opcodes: Correct an `interaction' comment typoMaciej W. Rozycki2016-12-072-1/+5
* MIPS16/opcodes: Update opcode table commentMaciej W. Rozycki2016-12-072-1/+6
* MIPS/opcodes: Reformat `-M' disassembler option's help textMaciej W. Rozycki2016-12-072-5/+10
* [ARM] Add ARMv8.3 VCMLA and VCADD instructionsSzabolcs Nagy2016-12-052-0/+33
* [ARM] Add ARMv8.3 VJCVT instructionSzabolcs Nagy2016-12-052-0/+8
* Fix abort in x86 disassembler.Nick Clifton2016-12-012-1/+8
View Lorry Controller Status