| Commit message (Collapse) | Author | Age | Files | Lines |
|---|
| |
|
|
|
| |
* config/tc-arm.c (arm_adjust_symtab): Only set storage classes if
OBJ_COFF.
|
| |
|
|
|
|
|
|
|
|
|
|
| |
* config/tc-arm.c: Add prototypes for many static functions.
(struct asm_opcode ): Add prototypes for parms field.
(struct thumb_opcode ): Likewise.
(fp_op2): Remove unused flags parameter.
(output_inst): Make static.
(arm_after_pass_hook): Remove unused ignore parameter.
* config/tc-arm.h (arm_after_pass_hook): Declare.
(arm_start_line_hook): Declare.
(arm_frob_label): Declare.
|
| |
|
|
|
|
| |
architecture variant in the BFD and COFF structures. This goes towards
fixing PRs 11709 and 11326 and will integrate with future updates to LD and
GCC.
|
| |
|
|
| |
* Many files: Use xmalloc rather than bfd_alloc_by_size_t.
|
| |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
* config/tc-arm.c: Changed INSN_SIZE to variable insn_size, as
pre-cursor to adding Thumb support. Also added cpu_variant flag
information to each of the asm_flg structures.
(md_parse_option): Updated ARM7 parsing to allow 't' for
thumb/halfword support, aswell as 'm' for long multiply.
(md_show_usage): Updated help message.
(md_assemble): Check that instruction flags are applicated to the
current cpu variant.
(md_apply_fix3, tc_gen_reloc): Add BFD_RELOC_ARM_OFFSET_IMM8 and
BFD_RELOC_ARM_HWLITERAL relocation support for new halfword and
signextension instructions.
(do_ldst): Generate halfword and signextension variants if
mnemonic flags match.
(ldst_extend): Do not allow shifts in the offset field of halfword
or signextension instructions.
(validate_offset_imm): Provide check on halfword and signextension
immediate range.
(add_to_lit_pool): Merge identical literal pool values.
Wed Jul 31 15:55:12 1996 James G. Smith <jsmith@cygnus.co.uk>
* gas/arm/arm7t.s: Added.
* gas/arm/arm7t.d: Added.
* gas/arm/arm.exp: Updated to run the new test.
|
| |
|
