diff options
| author | Kito Cheng <kito.cheng@gmail.com> | 2017-04-05 20:58:28 +0800 |
|---|---|---|
| committer | Palmer Dabbelt <palmer@dabbelt.com> | 2017-05-04 03:20:30 -0700 |
| commit | f91d48deb29d9e6f4b530f586db0140943ed0d83 (patch) | |
| tree | 41c3e2ccd3bc4a9c346d80196851f94c6b220ef4 /opcodes | |
| parent | 45eba0ab7d26435121facb68847fbd0cd4a313c1 (diff) | |
| download | binutils-gdb-f91d48deb29d9e6f4b530f586db0140943ed0d83.tar.gz | |
RISC-V: Fix disassemble for c.li, c.andi and c.addiw
ChangeLog
2017-05-03 Kito Cheng <kito.cheng@gmail.com>
* riscv-dis.c (print_insn_args): Handle 'Co' operands.
Diffstat (limited to 'opcodes')
| -rw-r--r-- | opcodes/ChangeLog | 4 | ||||
| -rw-r--r-- | opcodes/riscv-dis.c | 1 |
2 files changed, 5 insertions, 0 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index 355a162b0ec..ea0902fc1d4 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,7 @@ +2017-05-03 Kito Cheng <kito.cheng@gmail.com> + + * riscv-dis.c (print_insn_args): Handle 'Co' operands. + 2017-05-01 Michael Clark <michaeljclark@mac.com> * riscv-opc.c (riscv_opcodes) <call>: Use RA not T1 as a temporary diff --git a/opcodes/riscv-dis.c b/opcodes/riscv-dis.c index d760d701d49..bb534633102 100644 --- a/opcodes/riscv-dis.c +++ b/opcodes/riscv-dis.c @@ -153,6 +153,7 @@ print_insn_args (const char *d, insn_t l, bfd_vma pc, disassemble_info *info) case 'i': print (info->stream, "%d", (int)EXTRACT_RVC_SIMM3 (l)); break; + case 'o': case 'j': print (info->stream, "%d", (int)EXTRACT_RVC_IMM (l)); break; |