diff options
| author | Chenghua Xu <paul.hua.gm@gmail.com> | 2018-08-29 20:55:25 +0800 |
|---|---|---|
| committer | Chenghua Xu <paul.hua.gm@gmail.com> | 2018-08-29 20:55:25 +0800 |
| commit | 9108bc33b1ca0b2e930c0cce5b1a0394e33e86be (patch) | |
| tree | adb7aaf17163d449da228c09b5f7c94b80e3163d /bfd/elfxx-mips.c | |
| parent | bd782c07b914f28fd927cec42eacd8adcf556dca (diff) | |
| download | binutils-gdb-9108bc33b1ca0b2e930c0cce5b1a0394e33e86be.tar.gz | |
[MIPS] Add Loongson 2K1000 proccessor support.
bfd/
* archures.c (bfd_architecture): New machine
bfd_mach_mips_gs264e.
* bfd-in2.h (bfd_architecture): Likewise.
* cpu-mips.c (enum I_xxx): Likewise.
(arch_info_struct): Likewise.
* elfxx-mips.c (_bfd_elf_mips_mach): Handle
E_MIPS_MACH_GS264E.
(mips_set_isa_flags): Likewise.
(mips_mach_extensions): Map bfd_mach_mips_gs264e to
bfd_mach_mips_gs464e extension.
binutils/
* NEWS: Mention Loongson 2K1000 proccessor support.
* readelf.c (get_machine_flags): Handle gs264e.
elfcpp/
* mips.c (EF_MIPS_MACH): New E_MIPS_MACH_GS264E.
gas/
* config/tc-mips.c (ISA_HAS_ODD_SINGLE_FPR): Exclude CPU_GS264E.
(mips_cpu_info_table): Add gs264e descriptors.
* doc/as.texi (march table): Add gs264e.
include/
* elf/mips.h (E_MIPS_MACH_XXX): New E_MIPS_MACH_GS264E.
* opcode/mips.h (CPU_XXX): New CPU_GS264E.
ld/
* testsuite/ld-mips-elf/mips-elf-flags.exp: Run good_combination
gs264e and gs464e.
opcodes/
* mips-dis.c (mips_arch_choices): Add gs264e descriptors.
Diffstat (limited to 'bfd/elfxx-mips.c')
| -rw-r--r-- | bfd/elfxx-mips.c | 8 |
1 files changed, 8 insertions, 0 deletions
diff --git a/bfd/elfxx-mips.c b/bfd/elfxx-mips.c index 25c2d9cedc7..14621cd09ed 100644 --- a/bfd/elfxx-mips.c +++ b/bfd/elfxx-mips.c @@ -6793,6 +6793,9 @@ _bfd_elf_mips_mach (flagword flags) case E_MIPS_MACH_GS464E: return bfd_mach_mips_gs464e; + case E_MIPS_MACH_GS264E: + return bfd_mach_mips_gs264e; + case E_MIPS_MACH_OCTEON3: return bfd_mach_mips_octeon3; @@ -11995,6 +11998,10 @@ mips_set_isa_flags (bfd *abfd) val = E_MIPS_ARCH_64R2 | E_MIPS_MACH_GS464E; break; + case bfd_mach_mips_gs264e: + val = E_MIPS_ARCH_64R2 | E_MIPS_MACH_GS264E; + break; + case bfd_mach_mips_octeon: case bfd_mach_mips_octeonp: val = E_MIPS_ARCH_64R2 | E_MIPS_MACH_OCTEON; @@ -14000,6 +14007,7 @@ static const struct mips_mach_extension mips_mach_extensions[] = { bfd_mach_mips_octeon2, bfd_mach_mips_octeonp }, { bfd_mach_mips_octeonp, bfd_mach_mips_octeon }, { bfd_mach_mips_octeon, bfd_mach_mipsisa64r2 }, + { bfd_mach_mips_gs264e, bfd_mach_mips_gs464e }, { bfd_mach_mips_gs464e, bfd_mach_mips_gs464 }, { bfd_mach_mips_gs464, bfd_mach_mipsisa64r2 }, |