<feed xmlns='http://www.w3.org/2005/Atom'>
<title>delta/python-packages/psutil.git, branch cpu-info</title>
<subtitle>github.com: giampaolo/psutil.git
</subtitle>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/'/>
<entry>
<title>add FreeBSD specific test case for cpu_info() model</title>
<updated>2022-01-17T15:03:33+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-17T15:03:33+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=8aec7b45923991783a6842479bd1a718a940c74e'/>
<id>8aec7b45923991783a6842479bd1a718a940c74e</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>add test case for CPU flags on FreeBSD</title>
<updated>2022-01-17T14:57:41+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-17T14:57:41+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=c855c242a7611bac3468f1aea625af53d5419d4b'/>
<id>c855c242a7611bac3468f1aea625af53d5419d4b</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>add test case for CPU vendor on FreeBSD</title>
<updated>2022-01-17T14:54:15+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-17T14:54:15+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=ba1ff52a36d95ca7a9b456f98c9658661d9f76fc'/>
<id>ba1ff52a36d95ca7a9b456f98c9658661d9f76fc</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>implement freeBSD CPU flags</title>
<updated>2022-01-17T14:21:47+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-17T14:21:47+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=70c0d62ba06b00f3d38a6a679f825ade1c53e0a6'/>
<id>70c0d62ba06b00f3d38a6a679f825ade1c53e0a6</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>remove unused C vars</title>
<updated>2022-01-17T13:40:17+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-17T13:40:17+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=c680e0748890d8f25b8a459379213e0d56c2cffe'/>
<id>c680e0748890d8f25b8a459379213e0d56c2cffe</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>freebsd: Implement CPU vendor by using  eax in    eax      ebx      ecx      edx</title>
<updated>2022-01-17T13:34:21+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-17T13:34:21+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=035a795218b98a91cb50f913dcbf90b6e43c41fc'/>
<id>035a795218b98a91cb50f913dcbf90b6e43c41fc</id>
<content type='text'>
00000000 00000016 756e6547 6c65746e 49656e69
00000001 000506e3 00040800 5eda2203 178bfbff
00000002 76036301 00f0b5ff 00000000 00c30000
00000003 00000000 00000000 00000000 00000000
00000004 0c000121 01c0003f 0000003f 00000000
00000005 00000000 00000000 00000000 00000000
00000006 00000000 00000000 00000000 00000000
00000007 00000000 00842421 00000000 10000400
00000008 00000000 00000000 00000000 00000000
00000009 00000000 00000000 00000000 00000000
0000000a 00000000 00000000 00000000 00000000
0000000b 00000000 00000001 00000100 00000000
0000000c 00000000 00000000 00000000 00000000
0000000d 00000007 00000340 00000340 00000000
0000000e 00000000 00000000 00000000 00000000
0000000f 00000000 00000000 00000000 00000000
00000010 00000000 00000000 00000000 00000000
00000011 00000000 00000000 00000000 00000000
00000012 00000000 00000000 00000000 00000000
00000013 00000000 00000000 00000000 00000000
00000014 00000000 00000000 00000000 00000000
00000015 00000000 00000000 00000000 00000000
00000016 00000000 00000000 00000000 00000000
80000000 80000008 00000000 00000000 00000000
80000001 00000000 00000000 00000121 28100800
80000002 65746e49 2952286c 726f4320 4d542865
80000003 37692029 3037362d 20514830 20555043
80000004 2e322040 48473036 0000007a 00000000
80000005 00000000 00000000 00000000 00000000
80000006 00000000 00000000 01006040 00000000
80000007 00000000 00000000 00000000 00000100
80000008 00003027 00000000 00000000 00000000

Vendor ID: "GenuineIntel"; CPUID level 22

Intel-specific functions:
Version 000506e3:
Type 0 - Original OEM
Family 6 - Pentium Pro
Model 94 -
Stepping 3
Reserved 0

Extended brand string: "Intel(R) Core(TM) i7-6700HQ CPU @ 2.60GHz"
CLFLUSH instruction cache line size: 8
Hyper threading siblings: 4

Feature flags set 1 (CPUID.01H:EDX): 178bfbff:
FPU    Floating Point Unit
VME    Virtual 8086 Mode Enhancements
DE     Debugging Extensions
PSE    Page Size Extensions
TSC    Time Stamp Counter
MSR    Model Specific Registers
PAE    Physical Address Extension
MCE    Machine Check Exception
CX8    COMPXCHG8B Instruction
APIC   On-chip Advanced Programmable Interrupt Controller present and enabled
SEP    Fast System Call
MTRR   Memory Type Range Registers
PGE    PTE Global Flag
MCA    Machine Check Architecture
CMOV   Conditional Move and Compare Instructions
FGPAT  Page Attribute Table
PSE-36 36-bit Page Size Extension
CLFSH  CFLUSH instruction
MMX    MMX instruction set
FXSR   Fast FP/MMX Streaming SIMD Extensions save/restore
SSE    Streaming SIMD Extensions instruction set
SSE2   SSE2 extensions
HT     Hyper Threading

Feature flags set 2 (CPUID.01H:ECX): 5eda2203:
SSE3     SSE3 extensions
PCLMULDQ PCLMULDQ instruction
SSSE3    Supplemental Streaming SIMD Extension 3
CX16     CMPXCHG16B
PCID     Process-Context Identifiers
SSE4.1   Streaming SIMD Extension 4.1
SSE4.2   Streaming SIMD Extension 4.2
MOVBE    MOVBE instruction
POPCNT   POPCNT instruction
AESNI    AES Instruction set
XSAVE    XSAVE/XSTOR states
OSXSAVE  OS-enabled extended state managerment
AVX      AVX extensions
RDRAND   RDRAND Instruction

Extended feature flags set 1 (CPUID.80000001H:EDX): 28100800
SYSCALL   SYSCALL/SYSRET instructions
XD-bit    Execution Disable bit
RDTSCP    RDTSCP and IA32_TSC_AUX are available
EM64T     Intel Extended Memory 64 Technology

Extended feature flags set 2 (CPUID.80000001H:ECX): 00000121
LAHF      LAHF/SAHF available in IA-32e mode
5 - unknown feature
8 - unknown feature

Old-styled TLB and cache info:
63: unknown TLB/cache descriptor
03: Data TLB: 4KB pages, 4-way set assoc, 64 entries
76: Instruction TLB: 2M/4M pages, fully associative, 8 entries
ff: CPUID leaf 2 does not report full information, query leaf 4
b5: unknown TLB/cache descriptor
f0: 64-byte prefetching
c3: unknown TLB/cache descriptor

Processor serial: 0005-06E3-0000-0000-0000-0000

Deterministic Cache Parameters:
index=0: eax=0c000121 ebx=01c0003f ecx=0000003f edx=00000000
&gt; Data cache, level 1, self initializing
&gt; 64 sets, 8 ways, 1 partitions, line size 64
&gt; full size 32768 bytes
&gt; NB this package has up to 4 threads
index=1: eax=0c000122 ebx=01c0003f ecx=0000003f edx=00000000
&gt; Instruction cache, level 1, self initializing
&gt; 64 sets, 8 ways, 1 partitions, line size 64
&gt; full size 32768 bytes
index=2: eax=0c000143 ebx=00c0003f ecx=000003ff edx=00000000
&gt; Unified cache, level 2, self initializing
&gt; 1024 sets, 4 ways, 1 partitions, line size 64
&gt; full size 262144 bytes
index=3: eax=0c000163 ebx=02c0003f ecx=00001fff edx=00000006
&gt; Unified cache, level 3, self initializing
&gt; 8192 sets, 12 ways, 1 partitions, line size 64
&gt; full size 6291456 bytes

Structured feature flags CPUID.07H.00H:EBX: 00842421:
FSGSBASE
AVX2
INVPCID
Deprecates FPU CS and FPU DS
18 - unknown feature
23 - unknown feature source code as reference (emulates __cpuid syscall)
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
00000000 00000016 756e6547 6c65746e 49656e69
00000001 000506e3 00040800 5eda2203 178bfbff
00000002 76036301 00f0b5ff 00000000 00c30000
00000003 00000000 00000000 00000000 00000000
00000004 0c000121 01c0003f 0000003f 00000000
00000005 00000000 00000000 00000000 00000000
00000006 00000000 00000000 00000000 00000000
00000007 00000000 00842421 00000000 10000400
00000008 00000000 00000000 00000000 00000000
00000009 00000000 00000000 00000000 00000000
0000000a 00000000 00000000 00000000 00000000
0000000b 00000000 00000001 00000100 00000000
0000000c 00000000 00000000 00000000 00000000
0000000d 00000007 00000340 00000340 00000000
0000000e 00000000 00000000 00000000 00000000
0000000f 00000000 00000000 00000000 00000000
00000010 00000000 00000000 00000000 00000000
00000011 00000000 00000000 00000000 00000000
00000012 00000000 00000000 00000000 00000000
00000013 00000000 00000000 00000000 00000000
00000014 00000000 00000000 00000000 00000000
00000015 00000000 00000000 00000000 00000000
00000016 00000000 00000000 00000000 00000000
80000000 80000008 00000000 00000000 00000000
80000001 00000000 00000000 00000121 28100800
80000002 65746e49 2952286c 726f4320 4d542865
80000003 37692029 3037362d 20514830 20555043
80000004 2e322040 48473036 0000007a 00000000
80000005 00000000 00000000 00000000 00000000
80000006 00000000 00000000 01006040 00000000
80000007 00000000 00000000 00000000 00000100
80000008 00003027 00000000 00000000 00000000

Vendor ID: "GenuineIntel"; CPUID level 22

Intel-specific functions:
Version 000506e3:
Type 0 - Original OEM
Family 6 - Pentium Pro
Model 94 -
Stepping 3
Reserved 0

Extended brand string: "Intel(R) Core(TM) i7-6700HQ CPU @ 2.60GHz"
CLFLUSH instruction cache line size: 8
Hyper threading siblings: 4

Feature flags set 1 (CPUID.01H:EDX): 178bfbff:
FPU    Floating Point Unit
VME    Virtual 8086 Mode Enhancements
DE     Debugging Extensions
PSE    Page Size Extensions
TSC    Time Stamp Counter
MSR    Model Specific Registers
PAE    Physical Address Extension
MCE    Machine Check Exception
CX8    COMPXCHG8B Instruction
APIC   On-chip Advanced Programmable Interrupt Controller present and enabled
SEP    Fast System Call
MTRR   Memory Type Range Registers
PGE    PTE Global Flag
MCA    Machine Check Architecture
CMOV   Conditional Move and Compare Instructions
FGPAT  Page Attribute Table
PSE-36 36-bit Page Size Extension
CLFSH  CFLUSH instruction
MMX    MMX instruction set
FXSR   Fast FP/MMX Streaming SIMD Extensions save/restore
SSE    Streaming SIMD Extensions instruction set
SSE2   SSE2 extensions
HT     Hyper Threading

Feature flags set 2 (CPUID.01H:ECX): 5eda2203:
SSE3     SSE3 extensions
PCLMULDQ PCLMULDQ instruction
SSSE3    Supplemental Streaming SIMD Extension 3
CX16     CMPXCHG16B
PCID     Process-Context Identifiers
SSE4.1   Streaming SIMD Extension 4.1
SSE4.2   Streaming SIMD Extension 4.2
MOVBE    MOVBE instruction
POPCNT   POPCNT instruction
AESNI    AES Instruction set
XSAVE    XSAVE/XSTOR states
OSXSAVE  OS-enabled extended state managerment
AVX      AVX extensions
RDRAND   RDRAND Instruction

Extended feature flags set 1 (CPUID.80000001H:EDX): 28100800
SYSCALL   SYSCALL/SYSRET instructions
XD-bit    Execution Disable bit
RDTSCP    RDTSCP and IA32_TSC_AUX are available
EM64T     Intel Extended Memory 64 Technology

Extended feature flags set 2 (CPUID.80000001H:ECX): 00000121
LAHF      LAHF/SAHF available in IA-32e mode
5 - unknown feature
8 - unknown feature

Old-styled TLB and cache info:
63: unknown TLB/cache descriptor
03: Data TLB: 4KB pages, 4-way set assoc, 64 entries
76: Instruction TLB: 2M/4M pages, fully associative, 8 entries
ff: CPUID leaf 2 does not report full information, query leaf 4
b5: unknown TLB/cache descriptor
f0: 64-byte prefetching
c3: unknown TLB/cache descriptor

Processor serial: 0005-06E3-0000-0000-0000-0000

Deterministic Cache Parameters:
index=0: eax=0c000121 ebx=01c0003f ecx=0000003f edx=00000000
&gt; Data cache, level 1, self initializing
&gt; 64 sets, 8 ways, 1 partitions, line size 64
&gt; full size 32768 bytes
&gt; NB this package has up to 4 threads
index=1: eax=0c000122 ebx=01c0003f ecx=0000003f edx=00000000
&gt; Instruction cache, level 1, self initializing
&gt; 64 sets, 8 ways, 1 partitions, line size 64
&gt; full size 32768 bytes
index=2: eax=0c000143 ebx=00c0003f ecx=000003ff edx=00000000
&gt; Unified cache, level 2, self initializing
&gt; 1024 sets, 4 ways, 1 partitions, line size 64
&gt; full size 262144 bytes
index=3: eax=0c000163 ebx=02c0003f ecx=00001fff edx=00000006
&gt; Unified cache, level 3, self initializing
&gt; 8192 sets, 12 ways, 1 partitions, line size 64
&gt; full size 6291456 bytes

Structured feature flags CPUID.07H.00H:EBX: 00842421:
FSGSBASE
AVX2
INVPCID
Deprecates FPU CS and FPU DS
18 - unknown feature
23 - unknown feature source code as reference (emulates __cpuid syscall)
</pre>
</div>
</content>
</entry>
<entry>
<title>merge from master</title>
<updated>2022-01-17T12:10:19+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-17T12:10:19+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=fd2bbb3d4d3316736b5e6239f271c9bb088de166'/>
<id>fd2bbb3d4d3316736b5e6239f271c9bb088de166</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>FreeBSD files refactoring  (#2059)</title>
<updated>2022-01-16T22:52:11+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-16T22:52:11+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=f716afc81d4c9ded08b23d376612e1491d3ea5da'/>
<id>f716afc81d4c9ded08b23d376612e1491d3ea5da</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>FreeBSD: get CPU vendor string</title>
<updated>2022-01-16T21:39:05+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-16T21:39:05+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=63dcaede3fab788f9ae44d348b66c63e5f4cdb61'/>
<id>63dcaede3fab788f9ae44d348b66c63e5f4cdb61</id>
<content type='text'>
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
</pre>
</div>
</content>
</entry>
<entry>
<title>merge from master</title>
<updated>2022-01-16T20:48:55+00:00</updated>
<author>
<name>Giampaolo Rodola</name>
<email>g.rodola@gmail.com</email>
</author>
<published>2022-01-16T20:48:55+00:00</published>
<link rel='alternate' type='text/html' href='http://git.baserock.org/cgit/delta/python-packages/psutil.git/commit/?id=2bf98f7a70a5f1360c9444691e0ffb62b748e8eb'/>
<id>2bf98f7a70a5f1360c9444691e0ffb62b748e8eb</id>
<content type='text'>
Signed-off-by: Giampaolo Rodola &lt;g.rodola@gmail.com&gt;
</content>
<content type='xhtml'>
<div xmlns='http://www.w3.org/1999/xhtml'>
<pre>
Signed-off-by: Giampaolo Rodola &lt;g.rodola@gmail.com&gt;
</pre>
</div>
</content>
</entry>
</feed>
