Module statements missing excluded coverage
Total 10 0 0 100%
m1 2 0 0 100%
main 8 0 0 100%