summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* orccompiler: Allow fallback to backup/emulation if the target specific regist...baserock/morphSebastian Dröge2013-01-101-9/+7
* mips: do loads as early as possibleGuillaume Emont2012-12-281-1/+100
* mips: loadb: with shift 1, use lh if alignedGuillaume Emont2012-12-281-3/+7
* mips: copyb: only do something if source and dest are differentGuillaume Emont2012-12-281-1/+2
* mips: fixed prefetching instruction calculation, but deactivated prefetching ...Guillaume Emont2012-12-281-12/+9
* mips: added cache prefetching hintsGuillaume Emont2012-12-283-3/+58
* mips: introduced loop unrollingGuillaume Emont2012-12-282-56/+79
* add forgotten headers to include in make distGuillaume Emont2012-12-281-1/+2
* mips: implemented select0wb, select1wb, select0lw, select1lw, splatbw, splitl...Guillaume Emont2012-12-281-0/+90
* mips: added emit functions for shrl.ph and precrq.qb.phGuillaume Emont2012-12-282-0/+32
* mips: added convwbGuillaume Emont2012-12-281-0/+11
* mips: loadupib, loadupdb: error (not implemented) if source argument is not s...Guillaume Emont2012-12-281-2/+2
* mips: shrs, shra.ph: error if shift amount is not a constGuillaume Emont2012-12-281-6/+12
* mips: mulswl: sign extend words before multiplyingGuillaume Emont2012-12-281-3/+7
* mips: added emit function for sehGuillaume Emont2012-12-282-0/+17
* mips: convssslw: fix typo on minimum value to compareGuillaume Emont2012-12-281-1/+1
* mips: convsbw: spread bytes when we have an instruction shiftGuillaume Emont2012-12-281-2/+8
* mips: fix endianness of result of loadupib and loadupdbGuillaume Emont2012-12-281-19/+19
* mips: added copyright headersGuillaume Emont2012-12-286-0/+168
* mips: fixes in mergebw and mergewlGuillaume Emont2012-12-281-7/+21
* mips: addw/addb: always use vectorial operation, whatever the shiftGuillaume Emont2012-12-281-21/+2
* mips: load: use lbu instead of lbGuillaume Emont2012-12-281-1/+1
* mips: convubw: extract bytes into 2 halfwords when shift==1Guillaume Emont2012-12-281-4/+2
* mips: convsuswb and convssswb: put results in lower halfGuillaume Emont2012-12-281-4/+8
* mips: _rule_load(): directly concatenate bytes for byte loads with shift 1Guillaume Emont2012-12-281-1/+1
* mips: added emit for precr.qb.phGuillaume Emont2012-12-282-0/+17
* mips: fix shra.ph: correctly get shift valueGuillaume Emont2012-12-281-2/+2
* mips: loadp: load as quad bytes or paired halfword for values of (resp) 1 or ...Guillaume Emont2012-12-281-0/+6
* mips: added emit functions for subu.ph and replv.phGuillaume Emont2012-12-282-0/+31
* mips: mark t3->t5 as unavailableGuillaume Emont2012-12-281-0/+3
* mips: made convubw a no-opGuillaume Emont2012-12-281-1/+4
* mips: avoid orc_compiler_get_temp_reg()Guillaume Emont2012-12-281-15/+13
* mips: added rules for convsuswb, convubw, avgub, subwGuillaume Emont2012-12-281-9/+56
* mips: add missing nop in a branch delay slotGuillaume Emont2012-12-281-1/+2
* mips: added _emit() for lbu, subq.ph and preceu.ph.qbrGuillaume Emont2012-12-282-0/+44
* mips: implement swaplGuillaume Emont2012-12-281-0/+11
* mips: _emit() for wsbhGuillaume Emont2012-12-282-0/+17
* mips: implement loadupdbGuillaume Emont2012-12-282-1/+47
* mips: made sure more registers are available and use temporary registers more...Guillaume Emont2012-12-282-41/+45
* mips: implement loadupibGuillaume Emont2012-12-282-0/+84
* mips: initialise pointer offset registers when they existGuillaume Emont2012-12-281-3/+7
* mips: handle various update types for varsGuillaume Emont2012-12-282-8/+19
* mips: emit functions for adduh_r.qb, rpelv.qb and packrl.phGuillaume Emont2012-12-282-0/+51
* mips: implemented orc instructions subb, mullw, convssswb, mergebw, subssw, s...Guillaume Emont2012-12-281-0/+75
* mips: added emit for subu.qb, subq_s.ph, and, mul.ph, repl.ph, cmp.lt.ph, pic...Guillaume Emont2012-12-282-0/+115
* mips: implement convsbwGuillaume Emont2012-12-281-0/+13
* mips: emit functions for shll.ph and shra.phGuillaume Emont2012-12-282-0/+34
* mips: implement flush_cache, fixing segfaults on actual hardwareGuillaume Emont2012-12-281-0/+12
* mips: frame pointer when ORC_CODE=debugGuillaume Emont2012-12-282-4/+37
* mips: emit invariant instructions in _load_constants_inner()Guillaume Emont2012-12-281-0/+26
View Lorry Controller Status