summaryrefslogtreecommitdiff
path: root/drivers/st/ddr
Commit message (Expand)AuthorAgeFilesLines
* fix(st-ddr): add missing debug.hYann Gautier2022-01-193-0/+3
* refactor(st-ddr): move basic tests in a dedicated fileNicolas Le Bayon2022-01-052-119/+151
* refactor(st-ddr): reorganize generic and specific elementsNicolas Le Bayon2022-01-054-210/+218
* feat(stm32mp1): allow configuration of DDR AXI ports numberYann Gautier2022-01-052-3/+21
* refactor(st-ddr): update parameter array initializationYann Gautier2022-01-052-62/+30
* feat(st-ddr): add read valid training supportNicolas Le Bayon2022-01-051-2/+7
* refactor(stm32mp1): remove the support of calibration resultPatrick Delaunay2022-01-052-25/+0
* fix(st-ddr): correct DDR warningsYann Gautier2022-01-052-12/+11
* feat(st): use newly introduced clock frameworkYann Gautier2021-12-222-4/+6
* plat/stm32: Implement fdt_read_uint32_default() as a wrapperAndre Przywara2020-04-291-4/+4
* plat/stm32: Use generic fdt_read_uint32_array() implementationAndre Przywara2020-04-281-3/+4
* stm32mp1: dynamically map DDR later and non-cacheable during its testYann Gautier2020-03-261-4/+7
* stm32mp1: add support for LpDDR3Yann Gautier2019-09-021-0/+2
* stm32mp1: update clock driverYann Gautier2019-02-142-14/+5
* stm32mp1: use functions to retrieve some peripheral addressesYann Gautier2019-02-142-5/+5
* stm32mp1: update I2C and PMIC driversYann Gautier2019-02-141-1/+1
* stm32mp1: use new functions to manage timeoutsYann Gautier2019-02-141-30/+21
* stm32mp1: remove some dependencies on clocks and reset in driversYann Gautier2019-02-143-8/+1
* stm32mp1: make functions and macros more commonYann Gautier2019-02-142-24/+24
* drivers: st: update drivers codeYann Gautier2019-01-182-125/+158
* stm32mp1: update device tree filesYann Gautier2019-01-182-15/+20
* stm32mp1: rename stpmu1 to stpmic1Yann Gautier2019-01-181-2/+2
* stm32mp1: do not include platform header files directly in driversYann Gautier2019-01-072-7/+2
* Sanitise includes across codebaseAntonio Nino Diaz2019-01-043-25/+33
* stm32mp1: Add DDR support and its security with TZC400Yann Gautier2018-07-243-0/+1223
View Lorry Controller Status